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SUMMARY
Heterogeneous multi-cores—platforms comprised of both general purpose and accel-
erator cores—are becoming increasingly common. Contemporary processor designs have
also shown a rapid increase in the number of cores per chip. Recently, this trend has be-
gun to include functional and performance asymmetries to balance power vs. performance
requirements. Effective use of such heterogeneous resources, however, requires suitable
system abstractions and methods to manage them for the dynamic and diverse workloads
imposed by applications. This poses new challenges in platform resource management,
which are further exacerbated by the need for runtime power budgeting and by the increased
dynamics in workload behavior observed in consolidated data-center and cloud-computing
systems.
Hence, the first problem addressed by this dissertation, for both heterogeneous and
asymmetric future chip architectures, is how to convert this heterogeneous pool of re-
sources to a manageable many-core platform. The hardware heterogeneities considered
arise from on-chip asymmetries, e.g., NUMA effects of memory, varying frequencies of
cores on the same die etc., or are due to the presence of accelerators like GPUs, which
implies that platform cores differ widely in their compute speeds, memories, and access
speeds. Contemporary solutions for dealing with heterogeneity wrap such hardware inside
proprietary drivers and runtime systems to abstract complexities from application and sys-
tems developers. Our research has shown that hiding processing units like GPUs behind a
driver precludes their efficient utilization and sharing. Thus, the first contribution of this
research extends virtualization technologies to make it possible to treat accelerators as first
class schedulable resources, just like the platform’s general purpose processing cores. We
xvi
also extend this argument to heterogeneities encountered on-chip. In short, we propose
and evaluate methods to make such resources visible to systems software and also make a
case for collaboration between different layers of the software stack in order to enable high
application performance and effective system utilization.
Once manageability is established, this then leads us to solve the problem of how to
schedule resources and of how to do so efficiently, in order to meet application needs and
system goals like high performance for a wide range of workloads. Challenges addressed
by the second step taken in this dissertation arise from the differing requirements of appli-
cations or from different goals of platform resource managers. For example, these could
include (1) attaining maximum performance with existing system resources, or (2) meeting
some application-specific metric or service level objective (SLO). In this context, applica-
tions can span the spectrum of serial to parallel, client to high performance, those written
for homogeneous hardware or those adapted for heterogeneous hardware like CUDA-based
codes that can run on x86 cores as well as NVIDIA GPUs. Applications can also differ due
to the programming models they use or the execution models on which they are based. The
second contribution of our research is the development of a resource management frame-
work and representative resource management methods with which application needs or
platform goals can be attained.
The implementation of our approach leverages the increasing presence of virtualization
in data center, HPC, and even desktop environments. Therefore, to achieve the goals out-
lined above, we develop hypervisor-level support for hybrid virtual machines (HyVMs).
Virtual machines with different personalities are called ‘Hybrid Virtual Machines’. A VM
personality symbolizes its execution context with attributes that match a particular type of
processor(s)/core(s) in the platform. That is, a VM’s personality captures the differences
in the execution of the VM across heterogeneous cores. In the simple case a VM can just
execute with general purpose virtual CPUs (VCPUs), thereby defining a VM with a single
‘general personality’. A more interesting example is when the VM runs accelerator code:
xvii
it uses an accelerated or compute personality, expressed by activation of one or multiple
of its accelerated virtual cores. In this case, the accelerated VCPU forming its ‘compute
personality’ co-exists with its general-purpose VCPUs that define its ‘general personality’.
VMs may have multiple personalities or their personalities may change (with performance
consequences) as they are migrated and consolidated across cores of various types and
capabilities. In this dissertation, we present our Pegasus architecture for demonstrating
the notion of VM personalities on a heterogeneous platform comprised of x86 and GPU
cores. We implement and evaluate a second complementary system for asymmetries on
chip called Montage. The techniques, resource management methods and lessons learnt
from both the prototypes will be applicable to future hybrid systems that will combine the
power of on-chip asymmetric multi-cores with off-chip accelerators or platforms with a




Increasingly important constraints on power consumption coupled with the highly diverse
performance expectations and execution characteristics of modern applications have re-
sulted in a spectrum of heterogeneity for modern processor configurations, as depicted in
Figure 1. Processor architectures have evolved from homogeneous systems comprised of
replicas of identical cores to those with shared or single ISA heterogeneity [53, 64] on the
same die. Contributing to this trend is the proven utility, in terms of performance and power
consumption, of specialized processors like those used for accelerating computations, net-
work processing, or cryptographic tasks leading to an integration of heterogeneous cores
like network and graphics on chip with general purpose or shared ISA cores [4, 40, 43].
The evolution of hardware depicted in Figure 1 has been inspired and well supported by
the domains of (1) high performance computing (HPC) with concerns of improved com-
putational capabilities at reduced power costs, (2) mobile platforms with limited battery
capacities, (3) cloud computing or utility data centers that aim to provide services to a wide
spectrum of workloads and wish to maximize power to performance ratios, and (4) high















Multicores with any combination of these
Figure 1: Evolving spectrum of processor heterogeneity
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However, this trend presents disruptive challenges to systems software, including how
to service this range of heterogeneity without requiring repeated changes to operating sys-
tems or applications, and how to deal with hardware evolution, in ways that attain high
levels of utilization and application performance. In particular, this trend represents a sig-
nificant departure for mainstream virtualization technologies, founded on a fixed ISA, that
host multiple virtual machines. The primary issue faced by the systems software running on
such heterogeneous computing platforms is - in what manner and to what extent to expose
to systems and applications, the diverse nature of underlying hardware. Current solutions
range from approaches in which systems expose accelerator ‘devices’ with their own tool
chains – henceforth termed heterogeneous architectures – to those that simply acceler-
ate certain instructions added to, or already part of, the instruction set architecture (ISA) –
termed asymmetric architectures. While the presence of such heterogeneous cores, whether
on-chip or off-chip (connected via high speed interconnects), can provide a resource pool
suitable for a wide range of applications, the absence of comprehensive runtime methods
for resource management can often lead to under-utilized or inefficient use of this rich set
of processing units.
For example, typical accelerators have a sophisticated and often proprietary device
driver layer, with an optional runtime. While these efficiently implement the computa-
tional and data interactions between accelerator and host cores [77], they lack support for
efficient resource sharing, as shown by large variations in measurements of the throughput
achieved, with applications executed directly over CUDA runtime and the NVIDIA driver
in Figure 2.a) and sharing two GPUs between four applications. Figure 2.b) demonstrates
this when scheduling VMs to run on a shared ISA asymmetric machine using regular Xen
[8] VCPU (virtual CPUs exposed to guest virtual machines) scheduling, which is unaware
of platform asymmetry. Both examples demonstrate a need for explicit resource manage-
ment with platform-aware resource scheduling policies.
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Figure 2: Need for manageability and better resource scheduling in heterogeneous multi-
core platforms
heterogeneous architectures requires innovative approaches to virtualize and manage re-
sources in such environments. To better manage the resources of evolving asymmetric
and heterogeneous hardware architectures, our research proposes hypervisor-level support
for ‘hybrid’ virtual machines (HyVM), where differences in the execution of a VM across
heterogeneous cores are captured by the notion of VM personalities. Specifically, a person-
ality is a quantifiable set of attributes that determines or influences the way an executable
entity is matched with the hardware’s processing resource. For a HyVM, this means, there-
fore, that its executable units – its virtual CPUs (VCPUs) – have identifiable personalities,
and it is these VCPUs with personalities that are mapped to (i.e., matched with) the het-
erogeneous physical CPUs (PCPUs) present on underlying hardware. Virtual machines
composed of different or multiple personalities are called Hybrid Virtual Machines.
As an illustrative example, a program written with CUDA or OpenCL, for instance, has
a GPU personality, and it must run on processors supporting the ISA generated by compil-
ers (e.g., the binary translation of PTX codes). In contrast, a program compiled into x86
binaries must run on cores supporting the x86 ISA. Moreover, when running applications
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on current GPGPU-based hardware, resource management must actually schedule two dif-
ferent personalities: (1) that of the host program issuing GPU calls and (2) the execution
of code on GPUs. Stated more explicitly, for GPGPU-based systems in which both types
of processors – general purpose and accelerator cores – are placed into a single schedula-
ble pool of processing resources, the hypervisor must schedule VCPUs with two different
personalities: a general purpose and an accelerator personality. More generally and ex-
tending the personality concept to other types of heterogeneous hardware, there may also
be more subtle – and more fluid – differences between VM personalities, an example being
a personality characterized by its frequent use of the SSE instruction, thus requiring SSE
instruction support from the underlying hardware, in contrast to one that only infrequently
or never uses it. Further, from this example, it should also be clear that VM personali-
ties can change over time, since each VM can run different and multiple applications and
since even a single application may have different execution phases or changing runtime
behavior. In all such cases, it is the hypervisor that performs the runtime matching of per-
sonalities to processing cores. This approach can efficiently exploit the resource diversity
on heterogeneous hardware because:
• it departs from current device-based models for using accelerators like NVIDIA’s
GPUs, by creating an execution model in which all platform processing components
become ‘first class schedulable entities’, resulting in a manageable pool of resources
controlled by the hypervisor;
• it improves the fungibility of these resources, by making it possible, for instance, to
run computations on multiple ‘types’ of target cores, thereby providing additional
levels of flexibility to hardware designers for making suitable platform-level pow-
er/performance tradeoffs; and
• it permits creation of diverse scheduling and resource management strategies to effi-
ciently use the pool’s heterogeneous resources for different platform and application
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workloads or requirements.
The implementation of our proposed approach leverages the increasing presence of
virtualization in data center, HPC, and even desktop environments, or more specifically, it
exploits the presence on modern platforms of specialized hardware that supports virtualiza-
tion. As a result, the lowest layer of software present on the heterogeneous platforms con-
sidered in this thesis is the hypervisor and its management (or driver) domain (if present).
HyVMs represent a powerful system management extension to state-of-the-practice virtu-
alization technologies. We demonstrate the effectiveness of the HyVM abstraction through
our example implementations:
(1) Pegasus: implemented on an x86-GPGPU accelerator-based system. The Pegasus
hypervisor extensions make accelerators into first class schedulable entities and support
scheduling methods that enable efficient use of both the general purpose and accelerator
cores of heterogeneous hardware platforms. Specifically, for platforms comprised of x86
CPUs connected to NVIDIA GPUs, these extensions can be used to manage all of the plat-
form’s processing resources, to address the broad range of needs of GPGPU (general pur-
pose computation on graphics processing units) applications, including the high throughput
requirements of compute intensive web applications and the low latency requirements of
computational finance [69] or similarly computationally intensive high performance codes.
For high throughput, platform resources can be shared across many applications and/or
clients. For low latency, resource management with such sharing also considers individ-
ual application requirements, including those of the inter-dependent pipeline-based codes
employed for the financial and image processing applications. The manageability methods
and resource management schemes implemented in Pegasus are described in Chapter 4.
(2) Montage: implemented on shared-ISA asymmetric cores (Chapter 2). The Mon-
tage system described in Chapter 5, addresses the challenges and opportunities presented
by asymmetric multicore platforms, i.e., by platforms with shared or single ISA cores that
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differ in their performance or functional properties. For such processors, Montage im-
plements an approach, framework, and methods for creating asymmetry-aware hypervisor.
With Montage, arbitrary guest virtual machines (VMs) and their applications can efficiently
run on asymmetric hardware. Furthermore and as a consequence of its hypervisor-level re-
alization, as platforms continue to evolve, Montage can shield guest operating systems and
applications from recurrent porting for each new generation of asymmetric hardware de-
ployed in the cloud or data center infrastructure. This is done by enriching the hypervisor
with methods that manage VM execution in ways that are cognizant of workload char-
acteristics in order to best leverage asymmetric platform resources. In particular, Montage
offers the novel method of kinship-based scheduling, which generalizes prior affinity-based
scheduling to also take into account platform asymmetries and workload phases.
We have developed two separate systems for demonstrating our techniques because of
the evolving nature of hardware research and its availability. HyVMs are an abstraction
suitable for future hybrid systems. Contemporary hardware is still not at a stage where
all of the techniques could be tested simultaneously without large porting efforts. But
Pegasus and Montage serve as vehicles to exemplify VM personalities and to emphasize
the following technical contributions made in this thesis:
• obtaining manageability: by creating a common pool of heterogeneous resources
explicitly controlled and monitored by the hypervisor;
• improving fungibility: by giving VMs multiple personalities and then adding hypervisor-
level software to flexibly map them to, and efficiently run them on, heterogeneous
hardware;
• range of scheduling policies: for efficient utilization of this managed pool of re-
sources while meeting different system goals; and
• cross layer communication: for sharing relevant information across the systems
stack, if possible (useful but not required), to improve performance.
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The first two contributions are key for the creation of Hybrid Virtual Machines (HyVMs)
as the basis for virtualization of heterogeneous cores. The latter provide diverse resource
management strategies needed to sustain the evolution of heterogeneous architectures and
systems and the applications that use them. Finally, the HyVM approach also offers APIs
with which applications and guest operating systems can express their desires and reactions
concerning such hypervisor-level resource management as discussed in Chapter 6.
1.1 Thesis Statement
During the course of this research and through our evaluation of hybrid virtual machines,
we have identified that, for efficient utilization of future heterogeneous platforms, it is im-
portant to recognize their ISA and architectural differences at each level of the systems soft-
ware stack. System mechanisms and abstractions should support explicit management of
heterogeneous resources to meet application needs and platform requirements. The result-
ing heterogeneity-aware runtime methods for managing system resources can substantially
improve resource utilization and application performance, including those that coordinate
resource management across different system silos, when managing architectures in which
accelerators and general purpose processors reside on different chips or in different coher-
ence domains. Finally, additional benefits are derived from runtime sharing of information
about hardware state and application or workload across different levels of the software
stack.
The remainder of this dissertation is dedicated to quantitatively proving the thesis state-
ment and is organized as follows. Due to the complexity and range of hardware considered
in this research, we first present our machine model in Chapter 2. Chapter 2 also lays
out the application domains that can benefit from the concepts presented and evaluated
in this thesis. Chapter 3 outlines our research contribution through the proposed HyVM
architecture for a representative heterogeneous many-core platform. We present the imple-
mentation and evaluation of VM personalities on heterogeneous systems in Chapter 4 and
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asymmetric systems in Chapter 5. Chapter 5 also describes scheduling methods that can be
extended to work with the entire range of heterogeneity targeted by this research. The APIs
for cross system communication for better resource management are described in Chapter
6. Related work appears in Chapter 7 followed by conclusions in Chapter 8 and possible




The unifying theme throughout this dissertation is its goal to address the performance re-
quirements of diverse applications and effective utilization of available resources for system
administrators, despite increasing heterogeneity in computing platforms. Before we delve
into the techniques for doing so, it is important to understand the hardware model assumed
throughout the thesis and the application domains it caters to.
2.1 Machine Model
Driven primarily by energy constraints, modern processors have become increasingly asym-
metric in their hardware features. For example, even when the instruction set architec-
ture (ISA) as the interface between hardware and software remains the same, the micro-
architecture implementations of this ISA can range from complex out-of-order cores to
simpler compact in-order cores, each in turn potentially operating across a range of voltage-
frequency combinations [50, 53, 63]. We refer to such differences as performance asym-
metries.
Alternatively, more energy efficient implementations of an ISA may be realized via sim-
pler streamlined data/control paths and by eliminating complex operations such as floating
point logic and certain complex instructions can be supported with specialized on-chip
logic. This produces cores that support a subset or a superset of the original ISA. We call
this functional asymmetry. Denoted as the shared-ISA model in [65], HyVMs address the
general shared-ISA case, in which the ISAs of two cores overlap considerably. Examples
are cores that differ from other processors only in that they may omit/add certain instruc-
tions, such as those needed for encryption or network acceleration.
HyVMs can also leverage further gains in energy efficiency and throughput achieved
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by sacrificing generality and producing core architectures that implement distinct comput-
ing models such as vector and single instruction multiple thread (SIMT), and very large
instruction word (VLIW) ISAs. These designs produce an order of magnitude or more
improvement in joules/op but (1) sacrifice generality, (2) are efficient for specific classes
of computation, e.g., data parallel, and (3) reflect distinct computing models and therefore,
typically have distinct ISAs. We refer to architectures with cores supporting (multiple)
distinct ISAs as heterogeneous architectures, e.g., systems with accelerators like NVIDIA
GPUs.
2.2 Application Domain
Increasing numbers and sizes of data centers and cloud installations provide access to
high performance computing to common users in the form of gaming clouds [79], finan-
cial applications [69], high quality media delivery and processing [74], and others. Con-
versely, increased demands from high end applications is driving IT providers to create
new data-center systems that support such applications using GPU-based accelerators and
high bandwidth [1] and perhaps, also low-latency data-center networks or machine inter-
connects [81]. Recent examples include Amazon’s GPU cloud [3] and federally funded
GPU-based machines [109], as well as data-center clusters and software offered by ven-
dors that specifically address the needs of high performance parallel codes [83, 80, 2]. The
power constraints imposed by the increasing scale of deployments of such systems is also
responsible for the recent research on asymmetric platforms. This dissertation targets such
systems that witness a diverse combination of workloads.
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CHAPTER III
HYBRID VIRTUAL MACHINES: USING PERSONALITIES TO
VIRTUALIZE HETEROGENEOUS ARCHITECTURES
In this chapter, we talk about the general architecture and mechanisms proposed in this the-
sis for hybrid systems beginning with a formalization of VM personalities. The following
chapters will describe instantiations on accelerator-based systems and on-chip asymmetric
systems followed by a general representation of scheduling framework that could guide
system development in the future, to keep up with the hardware evolution.
3.1 The HyVM Approach
Asymmetric and heterogeneous processors present specific new challenges to future sys-
tems. To address these challenges, we develop and evaluate the notions of HyVMs and
their personalities.
3.1.1 VM Personalities
Given the range of heterogeneity in processors (henceforth termed physical CPUs or PC-
PUs), we introduce some formalisms to more precisely define HyVMs.
Let Di denote a VM (i.e., a domain) in the system, where i = 1 . . .ND and ND is the total
number of VMs in the system. Similarly, C j where j = 1 . . .NC and Vk where k = 1 . . .NV
denote processing units or cores in the platform and VCPUs (virtual CPUs) belonging to
different domains in the system, respectively. NC and NV are the total number of PC-
PUs and VCPUs in the system and SetC, SetV denote their entirety. With platform het-
erogeneity or asymmetry, additional information is needed to describe these physical and
virtual cores, and we represent such information with ‘tags’ denoting their performance
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and functional differences. So, SetT for a platform can be defined as a set of differ-
ent performance and/or functional behaviors exhibited by the PCPUs in the platform as
SetT = {T |T identifies different execution attributes}. Therefore, CTj denotes PCPUs that
are tagged with T where T ∈ SetT . For instance, T could be a tag denoting the presence of
vector or cryptographic units, or it could denote the core’s classification as a big or small
general-purpose core (computed from its various attributes of cache size, processor speed,
...), etc. It is also possible for a PCPU tag to be a union of multiple individual tags, de-
pending on their definition in the system. For instance, if tag T 1 denotes a fast core and tag
T 2 denotes AESNI crypto support, then a fast PCPU supporting AESNI will carry a tag
Tu = T 1∪T 2.
Given tags, a personality P can be defined as the set {Tu|Tu ∈ SetT}, which is the set
of all execution attributes or tags Tu that can influence the matching of an executable en-
tity to a physical resource in the platform. Stated more precisely, a personality is a union
of all tags that best represent the execution attributes shown by a VCPU. For instance, all
VCPUs that can execute on an accelerator like a GPGPU are characterized by the ‘GPGPU
personality’, where P in this case is GPGPU and all VCPUs are personified accordingly.
SetP denotes the set of personalities exhibited by various VCPUs in the system. We can
now define a VM, or a domain, to be represented as Di = {V p|p ∈ SetP}, or a set of VC-
PUs with personalities in SetP. For homogeneous platforms with general-purpose cores all
characterized by a tag T general , VMs can execute only with the single personality Pgeneral
for all VCPUs. If a VM has one VCPU or all of its VCPUs exhibit the same personality
P, the VM can be said to have a personality P, as well. Domain Di with VCPUs character-
ized by multiple personalities represents our notion of a HyVM. Finally, personalities are
dynamic, whereas the tags assigned to physical CPUs are fairly static in nature with the
possible exception of PCPU speed characteristics modifiable by software. Therefore, we
distinguish the characterization using personalities and tags. We denote a VCPU V with
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Figure 3: HyVM Software Architecture
The hardware shown at the bottom in Figure 3 shows several kinds of PCPUs with
T ∈ {compute,network,crypto/shared− ISA,general}. For simplicity, they are shown as
aPCPU1, aPCPU2, sPCPU, and PCPU, respectively. Similarly, in this simple representa-
tion, VMs with their various VCPU personalities are composed of aVCPUs, sVCPUs, and
VCPUs. In the straightforward case like VM1 in the figure, all VCPUs can be character-
ized as general purpose, thereby defining a VM with a single ‘general personality’. A more




. That is, the aVCPU with
its ‘compute personality’ co-exists alongside the VCPU with its ‘general personality’. An
example of such a guest with two simultaneous personalities is one running applications
composed of both graphics kernels running on a GPGPU and x86 host code issuing these
kernels via the accelerator API. Such a guest could further be enhanced by a third person-
ality characterizing its sVCPU (VM3 in Figure 3), if say, it executes cryptographic code
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running on an SSL-based front end that interfaces to remote users. That code could be ac-
celerated substantially by using built in hardware for encryption, e.g., the AES instruction
offered as an extension of the x86 instruction set. The hypervisor could consider this when
mapping the guest VM: it could emulate the instruction’s execution and hence run it on a
normal PCPU, or it could switch the guest from a PCPU not supporting the instruction to
one that does, whenever the instruction is used frequently. This is indicated by the sVCPU
shown in the ‘crypto personality’ in Figure 3.
The examples described above show that heterogeneity-aware VMs can explicitly change
their personalities, e.g., by activating accelerated virtual cores. However, there are also
other and more subtle ways for VMs personalities to change, as described in the next sec-
tion. A noteworthy point here is that since we are dealing with heterogeneity, we not only
have to identify and label the different types of physical and virtual processors, but we may
also have to expose those differences to guest operating systems. An instance suitable for
this dissertation is the guest being informed about the presence of two GPUs attached to the
host machine, thereby enabling it to create multiple aVCPUs for its accelerated personality.
3.1.2 HyVM Software Architecture
The concept of VM personalities for dealing with hardware heterogeneity has only recently
become viable, because of the increasing prevalence of efficient, hardware-supported vir-
tualization mechanisms on platforms ranging from data-center servers, high-performance
(HPC) systems, desktops, to handhelds. Technically, this means that the HyVM approach
assumes the lowest layer of software present on heterogeneous platforms to be the hyper-
visor, with Figure 3 depicting a system based on the Xen hypervisor and its management
domain – Dom0. To support the HyVM concept, the hypervisor is extended with the abil-
ity to differentiate the VCPU personalities of the VMs it hosts and the tags associated
with platform resources, i.e., the sets SetP and SetT , for the virtual and physical cores




j mappings, realized through the personality management framework and
methods described below.
3.1.2.1 Personality Management
We have developed two separate systems, for both heterogeneous and asymmetric plat-
forms, in order to demonstrate the generality of the personality concepts and techniques
for personality management and scheduling, in the face of the evolving nature of hardware
platforms and their availability.
Heterogeneous personality: hiding processing units like GPUs behind a driver can in-
hibit their efficient utilization and sharing, as shown in our system called Pegasus described
in Chapter 4. To address this, the HyVM approach first turns accelerators into fully schedu-
lable entities, which can then be managed by the hypervisor-level management policies and
actions. This is done by the hypervisor detecting, intercepting, and controlling accesses to
the accelerator, either directly, or by relying on management extensions that interact with
specialized accelerator-level runtimes. For instance, again consider VM2 from Figure 3
and its two personalities. The hypervisor already controls the mapping of the VM’s VC-
PUs, and it gains control over the VM’s accelerator use by intercepting its CUDA calls [77]
and in response, creating the aVCPUs it can control. The topmost mechanism in Figure 4
shows the direct execution of accelerator code from the VM’s virtual platform on the accel-
erator in the physical platform, although the access to the physical accelerator is controlled
by the hypervisor.
Personality scheduling in such systems can then be enhanced by coordinating the schedul-
ing of the VCPU and aVCPU personality instances, which is implemented by the manage-
ment extensions in Dom0, as further discussed in Section 3.1.2.2. The outcome is that the
hypervisor’s scheduling methods operate across two different and individually controlled
scheduling domains, one for the x86 cores managed by the hypervisor’s underlying VCPU
scheduler, the other for the the off-chip GPU managed by NVIDIA’s proprietary drivers.
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This can be done without the ability to control in detail how the NVIDIA driver allocates
GPU resources.
Asymmetric personality: the accelerator personalities discussed above are fixed and
do not change without using binary code rewriting or recompilation. However, personalities
in the asymmetric systems described in Section 2.1 are more fluid. For example, consider
a VCPU that first executes some image processing function that is extremely compute in-
tensive and then switches to writing that (large) image out to the disk or network. The first
processing phase maps well to a “fast” core [fast personality], while the second phase [IO
or slow personality] maps well to a “slower” but possibly more power efficient core. In
response, we introduce the notion of asymmetry-aware personality scheduling, which is
responsible for mappping these subtler personalities to an asymmetric pool of hardware re-
sources. Further and beyond making accelerators schedulable entities and managing single
ISA performance asymmetries, the personality-aware or HyVM hypervisor uses additional
methods to recognize asymmetric personalities and implement improvements in processor
fungibility. The intent is to deal with functional asymmetry by dynamically varying where,
when, and how different VM personalities are run, as shown in Figure 4.
(1) It uses the fault and migrate [65] method for dealing with runtime personality
changes, in which a shared-ISA processor experiences a fault when an unsupported in-
struction is executed, whereupon the hypervisor migrates the sVCPU to a different core.
(2) It can also use emulation, for specific instructions (i.e., in the sVCPU case) or for
different ISAs (i.e., in the GPGPU case). This is useful because when running in emulation
mode, substantial data can be collected about the application, which can then be used for
performance debugging. Further, recent performance results show that another reason for
emulation is to efficiently use all of the processing resources on a platform. For example, a
GPGPU code can often run just as well on a CPU [42, 68], e.g., in case of smaller data sizes
or when the available GPGPUs are all busy. For the GPGPU case, HyVM implements this





















Figure 4: Mechanisms for personality change
CPUs, using the Ocelot [17] dynamic compilation framework. Unfortunately, the reverse
action of running arbitrary CPU personalities on GPUs is currently not possible because
threads running in a VM can access arbitrary portions of their process address spaces.
Figure 4 summarizes the multiple implementation options for dealing with runtime
personality change and/or with multiple personalities associated with a single VM. We
note that the idea of fault and migrate was first implemented in an operating system context
in [64], but HyVM extends it to a virtualized system, so as to support guests that do not run
specialized OS kernels.
3.1.2.2 Personality Scheduling
Our prior work with combined x86-GPGPU platforms [32] has demonstrated the need for
diversity in the policies used for personality scheduling, to match the diverse application
requirements and platform heterogeneities that will undoubtedly arise in systems like Ama-
zon’s HPC cloud [3] and other data centers going forward. We also argue that personality
scheduling does not replace the techniques developed for managing accelerator or gen-
eral purpose processors, as shown in Figure 3 where both target accelerators and general
purpose cores have their own unique resource managers. This implies that personality
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scheduling does not replace but instead, enhances the actions taken by schedulers oper-
ating in different scheduling domains. In the case of GPGPUs, such enhancements are
realized as coordination methods, where the actions of different scheduling domains. coor-
dination is carried out by controlling when and to which processing cores personalities are
mapped and, if possible (i.e., if APIs exist or can be added), by interacting with the under-
lying schedulers in the respective domains (e.g., the Xen hypervisor’s fair share scheduler
and the Dom0 functionality that maps invocations made by guests to run on the GPGPU)
to improve their joint behavior [31]. In the case of asymmetric hardware, the methods that
match VCPUs to PCPUs interact with the underlying Xen fair share scheduler to maintain
the ‘virtual hardware’ notion Xen maintains for the multiple VMs being run.
Stated more precisely, personality scheduling is implemented as follows. First and to re-
alize the notion of a common pool of schedulable resources, personality scheduling makes
sure that there are ready queues and scheduling functions associated with each process-
ing element on the platform. Second, for heterogeneous hardware, the actual scheduling
function may be part of the core hypervisor, as in case of the Xen credit scheduler man-
aging general purpose cores, or it may be an interface to a proprietary runtime, such as
the driver level scheduler provided by NVIDIA for running codes on GPGPUs. In that
case, coordination methods – scheduling coordination – then logically implies modifica-
tions to the order in which schedulable units are placed into the cores’ ready queues, and/or
it may involve explicitly triggering some scheduler to pick up a given (a)VCPU, so as to co-
schedule it with another VCPU running on a different (type of) core. Third, for asymmetric
hardware, personality schedulers must go beyond what is done for the ’fixed personalities’
destined for GPGPUs to also deal with runtime changes in VM personalities, meaning that
they must be able to change a VCPU’s mapping while it is running. An example is a VM
with a workload that has complex, multi-phase behaviors like alternating serial vs. parallel
phases that each benefit from certain specialized instructions. Fourth and to support such
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dynamic changes, then, the HyVM approach must not only present a personality schedul-
ing framework in which diverse scheduling methods can be implemented, but it must also
provide APIs with which guests can notify the hypervisor about an impending personality
change [31, 77] and/or runtime methods via which the hypervisor can detect such changes.
Some changes can be detected easily, as when a VPCU repeatedly faults on certain instruc-
tions not supported by the core on which it currently runs, but others require more sophis-
ticated runtime monitoring of guests and/or new dynamic code analysis techniques. We
briefly comment on this below, but note that most of those topics, along with sophisticated
policies for matching VCPUs to asymmetric PCPUs, remain subject for future research.
It is clear from the discussion above that in order to enable holistic management of the
platform resources, the HyVM hypervisor must also (1) monitor the platform, (2) maintain
estimates of the execution time of different or alternative VM personalities, and (3) assess
the need for and potential benefits of runtime personality changes. Point-(1) implies gath-
ering runtime information such as average load per core. Point-(2) can be estimated using
various methods, such as (i) hints provided by the user, (ii) history information maintained
by the schedulers, or (iii) runtime monitoring. Finally, point-(3) requires that the hypervi-
sor not only support the appropriate methods for translation (i.e., the ‘fault-and-migrate’ or
emulation methods described above), but also maintain the execution cost of such transla-
tions via profiles or continuous estimates, as well as any potential wait times incurred by a
new personality due to the current load on the core of the target type. The generalization of
such a personality scheduler for future systems is presented in Chapter 9.
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CHAPTER IV
PEGASUS: COORDINATED SCHEDULING FOR VIRTUALIZED
ACCELERATOR BASED SYSTEMS
As described in Chapters 1 and 2, systems with specialized processors like those used
for accelerating computations, network processing, or cryptographic tasks [76, 106] have
proven their utility in terms of higher performance and lower power consumption. This
is not only causing tremendous growth in accelerator-based platforms, but it is also lead-
ing to the release of heterogeneous processors where x86-based cores and on-chip network
or graphics accelerators [43, 97] form a common pool of resources. However, operating
systems and virtualization platforms have not yet adjusted to these architectural trends. In
particular, they continue to treat accelerators as secondary devices and focus scheduling and
resource management on their general purpose processors, supported by vendors that shield
developers from the complexities of accelerator hardware by ‘hiding’ it behind drivers that
only expose higher level programming APIs [47, 77]. Unfortunately, technically, this im-
plies that drivers rather than operating systems or hypervisors determine how accelerators
are shared, which restricts scheduling policies and thus, the optimization criteria applied
when using such heterogeneous systems.
A driver-based execution model can not only potentially hurt utilization, but also make
it difficult for applications and systems to obtain desired benefits from the combined use
of heterogeneous processing units. Consider, for instance, an advanced image processing
service akin to HP’s Snapfish [98] or Microsoft’s PhotoSynth [71] applications, but offer-
ing additional computational services like complex image enhancement and watermarking,
hosted in a data center. For such applications, the low latency responses desired by end
users require the combined processing power of both general purpose and accelerator cores.
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An example is the execution of sequences of operations like those that first identify spatial
correlation or correspondence [99] between images prior to synthesizing them [71]. For
these pipelined sets of tasks, some can efficiently run on multicore CPUs, whereas others
can substantially benefit from acceleration [13, 68]. However, when they concurrently use
both types of processing resources, low latency is attained only when different pipeline el-
ements are appropriately co- or gang-scheduled onto both CPU and GPU cores. As shown
later in this chapter, such co-scheduling is difficult to perform with current accelerators
when used in consolidated data center settings. Further, it is hard to enforce fairness in
accelerator use when the many clients in typical web applications cause multiple tasks to
compete for both general purpose and accelerator resources,
Pegasus addresses the urgent need for systems support to smartly manage accelera-
tors by enabling personality creation and management as discussed in Chapter 3. It does
this by leveraging the new opportunities presented by increased adoption of virtualization
technology in commercial, cloud computing [3], and even high performance infrastruc-
tures [59, 109]: the Pegasus hypervisor extensions (1) make accelerators into first class
schedulable entities and (2) support scheduling methods that enable efficient use of both
the general purpose and accelerator cores of heterogeneous hardware platforms. Specifi-
cally, for platforms comprised of x86 CPUs connected to NVIDIA GPUs, these extensions
can be used to manage all of the platform’s processing resources, to address the broad range
of needs of GPGPU (general purpose computation on graphics processing units) applica-
tions, including the high throughput requirements of compute intensive web applications
like the image processing code outlined above and the low latency requirements of com-
putational finance [69] or similarly computationally intensive high performance codes. For
high throughput, platform resources can be shared across many applications and/or clients.
For low latency, resource management with such sharing also considers individual applica-
tion requirements, including those of the inter-dependent pipeline-based codes employed
for the financial and image processing applications.
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The Pegasus hypervisor extensions described in Sections 4.2 and 4.4 do not give ap-
plications direct access to accelerators [77], nor do they hide them behind a virtual file
system layer [11, 35]. Instead, similar to past work on self-virtualizing devices [84], Pega-
sus exposes to applications a virtual accelerator interface, and it supports existing GPGPU
applications by making this interface identical to NVIDIA’s CUDA programming API [30].
As a result, whenever a virtual machine attempts to use the accelerator by calling this API,
control reverts to the hypervisor. This means, of course, that the hypervisor ‘sees’ the ap-
plication’s accelerator accesses, thereby getting an opportunity to regulate (schedule) them.
A second step taken by Pegasus is to then explicitly coordinate how VMs use general pur-
pose and accelerator resources. With the Xen implementation [14] of Pegasus describe in
this chapter, this is done by explicitly scheduling guest VMs’ accelerator accesses in Xen’s
Dom0, while at the same time controlling those VMs’ use of general purpose processors,
the latter exploiting Dom0’s privileged access to the Xen hypervisor and its VM scheduler.
Pegasus elevates accelerators to first class schedulable citizens in a manner somewhat
similar to the way it is done in the Helios operating system [75], which uses satellite kernels
with standard interfaces for XScale-based IO cards. However, given the fast rate of tech-
nology development in accelerator chips, we consider it premature to impose a common
abstraction across all possible heterogeneous processors. Instead, Pegasus uses a more
loosely coupled approach in which it assumes systems to have different ‘scheduling do-
mains’, each of which is adept at controlling its own set of resources, e.g., accelerator vs.
general purpose cores. Pegasus scheduling, then, coordinates when and to what extent,
VMs use the resources managed by these multiple scheduling domains. This approach
leverages notions of ‘cellular’ hypervisor structures [27] or federated schedulers that have
been shown useful in other contexts [54]. Concurrent use of both CPU and GPU resources
is one class of coordination methods Pegasus implements, with other methods aimed at
delivering both high performance and fairness in terms of VM usage of platform resources.
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Pegasus relies on application developers or toolchains to identify the right target pro-
cessors for different computational tasks and to generate such tasks with the appropriate
instruction set architectures (ISAs). Further, its current implementation does not interact
with tool chains or runtimes, but we recognize that such interactions could improve the
effectiveness of its runtime methods for resource management [19]. An advantage derived
from this lack of interaction, however, is that Pegasus does not depend on certain toolchains
or runtimes, nor does it require internal information about accelerators [68]. As a result,
Pegasus can operate with both ‘closed’ accelerators like NVIDIA GPUs and with ‘open’
ones like IBM Cell [33], and its approach can easily be extended to support other APIs like
OpenCL [47].
Summarizing, the Pegasus hypervisor extensions make the following contributions:
Accelerators as first class schedulable entities—accelerators (accelerator physical
CPUs or aPCPUs) can be managed as first class schedulable entities, i.e., they can be shared
by multiple tasks, and task mappings to processors are dynamic, within the constraints
imposed by the accelerator software stacks.
Visible heterogeneity—Pegasus respects the fact that aPCPUs differ in capabilities,
have different modes of access, and sometimes use different ISAs. Rather than hiding these
facts, Pegasus exposes heterogeneity to the applications and the guest virtual machines
(VMs) that are capable of exploiting it.
Diversity in scheduling—accelerators are used in multiple ways, e.g., to speedup par-
allel codes, to increase throughput, or to improve a platform’s power/performance proper-
ties. Pegasus addresses differing application needs by offering a diversity of methods for
scheduling accelerator and general purpose resources, including co-scheduling for concur-
rency constraints.
‘Coordination’ as the basis for resource management—internally, accelerators use
specialized execution environments with their own resource managers [33, 76]. Pegasus
23
uses coordinated scheduling methods to align accelerator resource usage with platform-
level management. While coordination applies external controls to control the use of
‘closed’ accelerators, i.e., accelerators with resource managers that do not export coordina-
tion interfaces, it could interact more intimately with ‘open’ managers as per their internal
scheduling methods.
Novel scheduling methods—current schedulers on parallel machines assume complete
control over their underlying platforms’ processing resources. In contrast, Pegasus recog-
nizes and deals with heterogeneity not only in terms of differing resource capabilities, but
also in terms of the diverse scheduling methods these resources may require, an example
being the highly parallel internal scheduling used in GPGPUs. Pegasus coordination meth-
ods, therefore, differ from traditional co-scheduling in that they operate above underlying
native techniques. Such meta-scheduling, therefore, seeks to influence the actions of un-
derlying schedulers rather than replacing their functionality. This work proposes and evalu-
ates new coordination methods that are geared to dealing with diverse resources, including
CPUs vs. GPUs and multiple generations of the latter, yet at the same time, attempting to
preserve desired virtual platform properties, including fair-sharing and prioritization.
The current Xen-based Pegasus prototype efficiently virtualizes NVIDIA GPUs, re-
sulting in performance competitive with that of applications that have direct access to the
GPU resources, as shown in Section 4.5. More importantly, when the GPGPU resources
are shared by multiple guest VMs, online resource management becomes critical. This is
evident from the performance benefits derived from the coordination policies described in
Section 4.3, which range from 18% to 140% over base GPU driver scheduling. An exten-
sion to the current, fully functional, single-node Pegasus prototype will be deployed to a
large-scale GPU-based cluster machine, called Keeneland, under construction at Oak Ridge
National Labs [109], to further validate our approach and to better understand how to im-
prove the federated scheduling infrastructures needed for future larger scale heterogeneous
systems.
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In the remaining chapter, Section 4.1 articulates the need for smart accelerator shar-
ing. Section 4.2 outlines the Pegasus architecture. Section 4.3 describes its rich resource
management methods. A discussion of scheduling policies is followed by implementa-
tion details in Section 4.4, and experimental evaluation in Section 4.5. Related work is in
Section 4.6, followed by conclusions and future work.
4.1 Background
This section offers additional motivation for the Pegasus approach on a heterogeneous
multi-core platforms.
Value in sharing resources—Accelerator performance and usability (e.g., the increas-
ing adoption of CUDA) are improving rapidly. However, even for today’s platforms, the
majority of applications do not occupy the entire accelerator [7, 45]. In consequence
and despite continuing efforts to improve the performance of single accelerator applica-
tions [29], resource sharing is now supported in NVIDIA’s Fermi architecture [76], IBM’s
Cell, and others. These facts are the prime drivers behind our decision to develop schedul-
ing methods that can efficiently utilize both accelerator and general purpose cores. How-
ever, as stated earlier, for reasons of portability across different accelerators and accelera-
tor generations, and to deal with their proprietary nature, Pegasus resource sharing across
different VMs is implemented at a layer above the driver, leaving it up to the individual
applications running in each VM to control and optimize their use of accelerator resources.
Limitations of traditional device driver based solutions—Typical accelerators have
a sophisticated and often proprietary device driver layer, with an optional runtime. While
these efficiently implement the computational and data interactions between accelerator
and host cores [77], they lack support for efficient resource sharing. For example, first-
come-first-serve issue of CUDA calls from ‘applications-to-GPU’ through a centralized
NVIDIA-driver can lead to possibly detrimental call interleavings, which can cause high
variances in call times and degradation in performance, as shown by measurements of the
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NVIDIA driver in Section 4.5. Pegasus can avoid such issues and use a more favorable
call order, by introducing and regulating time-shares for VMs to issue GPU-requests. This
leads to significantly improved performance even for simple scheduling schemes.
4.2 Pegasus System Architecture
Designed to generalize from current accelerator-based systems to future heterogeneous
many-core platforms, Pegasus creates the logical view of computational resources shown
in Figure 5. In this view, general purpose and accelerator tasks are schedulable entities
mapped to VCPUs (virtual CPUs) characterized as general purpose or as ‘accelerator’.
Since both sets of processors can be scheduled independently, platform-wide scheduling,
then, requires Pegasus to federate the platform’s general purpose and accelerator sched-
ulers. Federation is implemented by coordination methods that provide the serviced virtual
machines with shares of physical processors based on the diverse policies described in Sec-
tion 4.3. Coordination is particularly important for closely coupled tasks running on both
accelerator and general purpose cores, as with the image processing application explained
earlier. Figure 5 shows virtual machines running on either one or both types of processors,
i.e., the CPUs and/or the accelerators. The figure also suggests the relative rarity of VMs
running solely on accelerators (grayed out in the figure) in current systems. We segregate
the privileged software components shown for the host and accelerator cores to acknowl-
edge that the accelerator could have its own privileged runtime.
The following questions articulate the challenges in achieving the vision shown in Fig-
ure 5.
How can heterogeneous resources be managed? Hardware heterogeneity goes beyond
varying compute speeds to include differing interconnect distances, different and possibly
disjoint memory models, and potentially different or non-overlapping ISAs. This makes
it difficult to assimilate these accelerators into one common platform. Exacerbating these
hardware differences are software challenges, like those caused by the fact that there is
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Figure 5: Logical view of Pegasus architecture
no general agreement about programming models and runtimes for accelerator-based sys-
tems [47, 77].
Are there efficient methods to utilize heterogeneous resources? The hypervisor has
limited control over how the resources internal to closed accelerators are used, and whether
sharing is possible in time, space, or both because there is no direct control over scheduler
actions beyond the proprietary interfaces. The concrete question, then, is whether and to
what extent the coordinated scheduling approach adopted by Pegasus can succeed.
Pegasus therefore allows schedulers to run resource allocation policies that offer diver-
sity in how they maximize application performance and/or fairness in resource sharing.
4.2.1 Accelerator Virtualization - GViM Architecture
Figure 6 shows the system architecture of a virtualized GPGPU system termed GViM
(GPU-accelerated Virtual Machines). The hardware platform consists of general purpose
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cores (e.g., x86 cores) and specialized graphics accelerators – multiple NVIDIA GPUs in
our prototype platform. Any number of VMs executing applications which require access
to the GPU accelerators may be concurrently deployed in the system. The application
components targeted for execution on the platform’s GPU components are represented as






















NVIDIA’s CUDA – Compute Unified Device Architecture for managing GPUs
Figure 6: Virtualization of GPUs
The “split-driver model” depicted in Figure 6 delegates full control of the physical ac-
celerators and devices to a management domain (i.e., Dom0 in Xen). This implies that
all accesses to the GPU will be routed via the frontend/backend drivers through the man-
agement domain and that data moved between the GPU and the guest VM application
may require multiple copies or page remapping operations [94, 95]. While the approach
is sufficiently general to handle a range of devices without additional virtualization-related
capabilities, the overheads associated with it are prohibitive for HPC applications. This
is particularly true for the GPU accelerators due to the potentially large size of the input
and output data of the kernel that can span many pages of contiguous memory. The GViM
approach described here, adopts the split-driver model described above, but makes sub-
stantial enhancements to make it more suitable for the performance requirements of HPC
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applications and the CUDA API on which many of them rely [111].
First, as CUDA has become an important API and programming model for high perfor-
mance codes on GPU-accelerated manycore platforms, GViM virtualizes the GPU stack at
the CUDA API level. While our choice of CUDA is a practical one that recognizes its sub-
stantial market penetration, it is also principled in that the level at which virtualization is
done corresponds to that of other APIs used for accelerator interaction – IBM’s ALF [38],
originally developed for the Cell processors, the recently announced OpenCL [47], and
many ongoing industry and academic efforts towards uniform APIs and access methods
with associated languages and runtimes [19, 101, 67]. Through this approach, GViM pro-
vides for improved productivity, allowing developers to deal with familiar higher-level
APIs, and for increased portability, hiding low level driver or architecture details from
guest VMs. Furthermore, since CUDA’s parallel programming model does not depend on
the presence of graphics or other types of accelerators, CUDA kernels may also be de-
ployed on the general purpose cores in the manycore platform, provided that appropriate
binaries or translation tools exist. This gives GViM an additional level of flexibility to
completely virtualize the heterogeneous platform resources. Our future work will focus on
further enhancements that provide for and exploit such capabilities.
A key property of GViM is its ability to execute kernels with performance similar to
that attained by VMs with direct access to accelerators. Toward this end, GViM implements
efficient data movement between the guest VM’s application using the kernel and the GPU
running it. The enhancements to the standard front end/back end model for this purpose
are similar to the VMM-bypass mechanisms supported for high performance interconnects
such as InfiniBand, or developed for specialized programmable network interfaces [84].
Common to these approaches is that either the hardware device itself is capable of enforc-
ing isolation and coordination across device accesses originating from multiple VMs (e.g.,
in the case of InfiniBand HCAs), or the hardware and software stack are ‘open’, i.e., pro-
grammable, and the device runtime is programmed to provide such functionality. Neither
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one of these features is supported on our NVIDIA GPU accelerators or by their CUDA
stack. NVIDIA’s proprietary access model and binary device drivers make it a ‘closed’ ac-
celerator architecture. In response, GViM offers ‘VMM-bypass’-like functionality on the
‘data-movement’ path only, which means that all device accesses are still routed through
the management domain, but then GViM uses lower-level memory management mecha-
nisms to ensure that the kernels’ input and output data is directly moved between the guest
VM and the GPU. The result is the elimination of costly copy and remapping operations.
Building on this approach and acknowledging the current off-chip nature of accelera-
tors, Pegasus assumes these hardware resources to be managed by both the hypervisor and
Xen’s ‘Dom0’ management (and driver) domain. Hence, Pegasus uses front end/back end
split drivers [8] to mediate all accesses to GPUs connected via PCIe. Specifically, the re-
quests for GPU usage issued by guest VMs (i.e., CUDA tasks) are contained in call buffers
shared between guests and Dom0, as shown in Figure 7, using a separate buffer for each
guest. Buffers are inspected by ‘poller’ threads that pick call packets from per-guest buffers
and issue them to the actual CUDA runtime/driver resident in Dom0. These poller threads
can be woken up whenever a domain has call requests waiting. This model of execution is
well-matched with the ways in which guests use accelerators, typically wishing to utilize
their computational capabilities for some time and with multiple calls.
For general purpose cores, a VCPU as the (virtual) CPU representation offered to a VM
embodies the state representing the execution of the VM’s threads/processes on physical
CPUs (PCPUs). As a similar abstraction, Pegasus introduces the notion of an accelerator
VCPU (aVCPU), which embodies the VM’s state concerning the execution of its calls to
the accelerator. For the Xen/NVIDIA implementation, this abstraction is a combination of
state allocated on the host and on the accelerator (i.e., Dom0 polling thread, CUDA calls,
and driver context form the execution context while the data that is operated upon forms
the data portion, when compared with the VCPUs). By introducing aVCPUs, Pegasus can






























































Figure 7: Logical view of the resource management framework in Pegasus
seen from Section 4.5, virtualization costs are negligible or low and with this API-based
approach to virtualization, Pegasus leaves the use of resources on the accelerator hard-
ware up to the application, ensures portability and independence from low-level changes in
NVIDIA drivers and hardware.
4.2.2 Resource Management Framework
For VMs using both VCPUs and aVCPUs, resource management can explicitly track and
schedule their joint use of both general purpose and accelerator resources. Technically,
such management involves scheduling their VCPUs and aVCPUs to meet desired Service
Level Agreement (SLA), concurrency constraints, and to ensure fairness in different guest
VMs’ resource usage.
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For high performance, Pegasus distinguishes two phases in accelerator request schedul-
ing. First, the accelerator selection module runs in the Accelerator Domain—which in our
current implementation is Dom0—henceforth, called DomA. This module associates a do-
main, i.e., a guest VM, with an accelerator that has available resources, by placing the
domain into an ‘accelerator ready queue’, as shown in Figure 7. Domains are selected from
this queue when they are ready to issue requests. Second, it is only after this selection that
actual usage requests are forwarded to, i.e., scheduled and run on, the selected accelerator.
There are multiple reasons for this difference in accelerator vs. CPU scheduling. (1) An
accelerator like the NVIDIA GPU has limited memory, and it associates a context with
each ‘user’ (e.g., a thread) that locks some of the GPU’s resources. (2) Memory swapping
between host and accelerator memory over an interconnect like PCIe is expensive, which
means that it is costly to dynamically change the context currently running on the GPU. In
response, Pegasus GPU scheduling restricts the number of domains simultaneously sched-
uled on each accelerator and in addition, it permits each such domain to use the accelerator
for some extensive time duration. The following parameters are used for accelerator selec-
tion.
Accelerator profile and queue—accelerators vary in terms of clock speed, memory size,
in-out bandwidths and other such physical characteristics. These are static or hardware
properties that can identify capability differences between various accelerators connected
in the system. There also are dynamic properties like allocated memory, number of asso-
ciated domains, etc., at any given time. This static and dynamic information is captured
in an ‘accelerator profile’. An ‘accelerator weight’ computed from this profile information
determines current hardware capabilities and load characteristics for the accelerator. These
weights are used to order accelerators in a priority queue maintained within the DomA
Scheduler, termed as ‘accelerator queue’. For example, the more an accelerator is used, the
lower its weight becomes so that it does not get oversubscribed. The accelerator with the
highest weight is the most capable and is the first to be considered when a domain requests
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accelerator use.
Domain profile—domains may be more or less demanding of accelerator resources and
more vs. less capable of using them. The ‘domain profiles’ maintained by Pegasus describe
these differences, and they also quantitatively capture domain requirements. Concretely,
the current implementation expects credit assignments [14] for each domain that gives it
proportional access to the accelerator. Another example is to match the domain’s expected
memory requirements against the available memory on an accelerator (with CUDA, it is
possible to determine this from application metadata). Since the execution properties of
domains change over time, domain execution characteristics should be determined dynam-
ically, which would then cause the runtime modification of a domain’s accelerator credits
and/or access privileges to accelerators. Automated methods for doing so, based on runtime
monitoring, are subject of our future work, with initial ideas reported in [19]. This chapter
lays the groundwork for such research: (1) we show coordination to be a fundamentally
useful method for managing future heterogeneous systems, and (2) we demonstrate the im-
portance of these runtime-based techniques and performance advantages derived from their
use in a coordinated scheduling environment.
Once a domain has been associated with an accelerator, the DomA Scheduler in Figure
7 schedules execution of individual domain requests per accelerator by activating the cor-
responding domain’s aVCPU. For all domains in its ready queue, the ‘DomA Scheduler’
has complete control over which domain’s requests are submitted to the accelerator(s), and
it can make such decisions in coordination with the hypervisor’s VCPU scheduler, by ex-
changing relevant accelerator and schedule data. Scheduling in this second phase, can thus
be enhanced by coordinating the actions of the hypervisor and DomA scheduler(s) present
on the platform, as introduced in Figure 5. In addition, certain coordination policies can use
the monitoring/feedback module, which currently tracks the average values of wait times
for accelerator requests, the goal being to detect SLA violations for guest requests. Various
policies supported by the DomA scheduler are described in the following section.
33
4.3 Scheduling Policies for Heterogeneity-aware Hypervisors
Pegasus contributes its novel, federated, and heterogeneity-aware scheduling methods to
the substantive body of past work in resource management. The policies described below,
and implemented by the DomA scheduler, are categorized based on their level of interaction
with the hypervisor’s scheduler. They range from simple and easily implemented schemes
offering basic scheduling properties to coordination-based policies that exploit informa-
tion sharing between the hypervisor and accelerator subsystems. Policies are designed to
demonstrate the range of achievable coordination between the two scheduler subsystems
and the benefits seen by such coordination for various workloads. The specific property
offered by each policy is indicated in square brackets.
4.3.1 Hypervisor Independent Policies
The simplest methods do not support scheduler federation, limiting their scheduling logic
to DomA.
No scheduling in backend (None) [first-come-first-serve]—provides base function-
ality that assigns domains to accelerators in a round robin manner, but relies on NVIDIA’s
runtime/driver layer to handle all request scheduling. DomA scheduler plays no role in
domain request scheduling. This serves as our baseline.
AccCredit (AccC) [proportional fair-share]—recognizing that domains differ in terms
of their desire and ability to use accelerators, accelerator credits are associated with each
domain, based on which different domains are polled for different time periods. This makes
the time given to a guest proportional to how much it desires to use the accelerator, as ap-
parent in the pseudo-code shown in Algorithm 1, where the requests from the domain at
the head of the queue are handled until it finishes its awarded number of ticks. For in-
stance, with credit assignments (Dom1,1024), (Dom2,512), (Dom3,256), and (Dom4,512),
the number of ticks will be 4, 2, 1, and 2, respectively.
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Algorithm 1: Simplified Representation of Scheduling Data and Functions for Credit-based
Schemes
/* D = Domain being considered */
/* X = Domain cpu or accelerator credits */
/* T = Scheduler timer period */
/* Tc = Ticks assigned to next D */
/* Tm = maximum ticks D gets based on X */
Data: Ready queue RQA of domains (D)
/* RQ is ordered by X */
Data: Accelerator queue AccQ of accelerators
/* AccQ is ordered by accelerator weight */
InsertDomainforScheduling(D)
if D not in RQA then












Set D’s timer period to Tc; Curr dom← D
Because the accelerators used with Pegasus require their applications to explicitly allo-
cate and free accelerator state, it is easy to determine whether or not a domain currently has
context (state) established on an accelerator. The DomA scheduler, therefore, interprets a
domain in a ContextEstablished state as one that is actively using the accelerator. When in
a NoContextEstablished state, a minimum time tick (1) is assigned to the domain for the
next scheduling cycle (see Algorithm 1).
4.3.2 Hypervisor Controlled Policy
The rationale behind coordinating VCPUs and aVCPUs is that the overall execution time
of an application (comprised of both host and accelerator portions) can be reduced if its
communicating host and accelerator tasks are scheduled at the same time. We implement
one such method described next.
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Algorithm 2: Simplified Representation of CoSched and AugC Schemes
/* RQcpu=Per CPU ready q in hypervisor */
/* HS=VCPU-PCPU schedule for next period */
/* X = domain credits */
HypeSchedule(RQcpu)
Pick VCPUs for all PCPUs in system
∀D,AugCreditD = RemainingCredit
Pass HS to DomA scheduler
DomACoSchedule(RQA,HS)




Pick D with highest X
if D = null then
/* To improve GPU utilization */
Pick D with highest X in RQA
DomAAugSchedule(RQA,HS)
foreach D ∈ RQA do
Pick D with highest (AugCredit + X)
Strict co-scheduling (CoSched) [latency reduction by occasional unfairness]—an
alternative to the accelerator-centric policies shown above, this policy gives complete con-
trol over scheduling to the hypervisor. Here, accelerator cores are treated as slaves to host
cores, so that VCPUs and aVCPUs are scheduled at the same time. This policy works par-
ticularly well for latency-sensitive workloads like certain financial processing codes [69] or
barrier-rich parallel applications. It is implemented by permitting the hypervisor scheduler
to control how DomA schedules aVCPUs, as shown in Algorithm 2. For ‘singular VCPUs’,
i.e., those without associated aVCPUs, scheduling reverts to using a standard credit-based
scheme.
4.3.3 Hypervisor Coordinated Policies
A known issue with co-scheduling is potential unfairness. The following methods have the
hypervisor actively participate in making scheduling decisions rather than governing them:
Augmented credit-based scheme (AugC) [throughput improvement by temporary
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credit boost]—going beyond the proportionality approach in AccC, this policy uses ac-
tive coordination between the DomA scheduler and hypervisor (Xen) scheduler in an at-
tempt to better co-schedule domains on a CPU and GPU. To enable coscheduling, the
Xen credit-based scheduler provides to the DomA scheduler, as a hint, its CPU schedule
for the upcoming period, with remaining credits for all domains in the schedule as shown
in Algorithm 2. The DomA scheduler uses this schedule to add temporary credits to the
corresponding domains in its list (i.e., to those that have been scheduled for the next CPU
time period). This boosts the credits of those domains that have their VCPUs selected by
CPU scheduling, thus increasing their chances for getting scheduled on the corresponding
GPU. While this effectively co-schedules these domains’ CPU and GPU tasks, the DomA
scheduler retains complete control over its actions; no domain with high accelerator credits
is denied its eventual turn due to this temporary boost.
SLA feedback to meet QoS requirements (SLAF) [feedback-based proportional
fair-share]—this is an adaptation of the AccC scheme as shown in Algorithm 1, with
feedback control. (1) We start with an SLA defined for a domain (statically profiled) as the
expected accelerator utilization—e.g., 0.5sec every second. (2) As shown in Algorithm 1,
once the domain moves to a ContextEstablished state, it is polled, and its requests are
handled for its assigned duration. In addition, a sum of domain poll time is maintained.
(3) Ever so often, all domains associated with an accelerator are scanned for possible SLA
violations. Domains with violations are given extra time ticks to compensate, one per
scheduling cycle. (4) In high load conditions, there is a trigger that increases accelerator
load in order to avoid new domain requests, which in the worst case, forces domains with
comparatively low credits to wait longer to get compensated for violations seen by higher
credit domains.
For generality in scheduling, we have also implemented: (1) Round robin (RR) [fair-
share] which is hypervisor independent, and (2) XenoCredit (XC) [proportional fair-share]
which is similar to AccC except it depends on CPU credits assigned to the corresponding
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VM, making it a hypervisor coordinated policy.
4.4 System Implementation
The current Pegasus implementation operates with Xen and NVIDIA GPUs. As a result,
resource management policies are implemented within the management framework (Sec-
tion 4.2.2) run in DomA (i.e., Dom0 in the current implementation), as shown in Figure 7.
4.4.1 GViM Implementation
This section describes how GViM virtualizes an NVIDIA-based GPGPU platform. The
NVIDIA accelerator supports the CUDA higher end parallel execution model with reported
speedups ranging from 18x to 140x compared to general purpose CPUs. Virtualizing it,
however, entails considerable complexity due to its proprietary access model and binary
device drivers (i.e., its ‘closed’ architecture). We virtualize this accelerator on a hardware
platform comprised of an x86-based multicore node with multiple accelerators attached via
PCIe devices, using the Xen hypervisor and Linux as the target guest OS. The platform is
designed to emulate future heterogeneous manycore chips comprised of both general and
special purpose processors.
4.4.1.1 Design
With the Xen hypervisor, a GPU attached to the host system must run its drivers in a priv-
ileged domain that can directly access the hardware. An example of a privileged domain
is Xen’s management domain (henceforth referred to as ‘Dom0’). This privileged domain,
therefore, must also implement suitable memory management and communication meth-
ods for efficient sharing of the GPU by multiple guest VMs. In the rest of this chapter, we
assume that the drivers are run in Dom0 but note that they could also be run in a separate
“driver domain” [25].
Figure 8 shows the implementation components involved in virtualizing (and sharing)
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Figure 8: Virtualization components for GPU
split driver model in multiple ways, the most important one being our mechanisms for data
bypass, as described in further detail below.
The following adaptations exist on the guest side, as depicted on the right half of Figure
8, which shows a VM and the software layers being used for GPU access:
1. The GPU application uses the CUDA API – as explained in Section 3.1.2, GViM
permits users to run any arbitrary CUDA-based application in a VM.
2. The Interposer Library provides CUDA access – In a non-virtualized environment,
GPU applications written with the CUDA API rely on libraries available with the
CUDA SDK. These libraries perform required checks and pass parameters to the
lower level driver that triggers execution on a GPU. Since the source code of the
library and driver are ‘closed’, the interposer library running in the guest VM in-
tercepts CUDA calls made by an application, collects arguments, packs them into
a CUDA call packet, and sends the packet to the frontend driver described below.
GViM thus maintains the abstraction level required for broad application use. The
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library currently implements all function calls synchronously and is capable of man-
aging multiple application threads.
3. Frontend driver - The Frontend driver manages the connections between the guest
VM and Dom0. It uses Xenbus and Xenstore [14] to establish event channels be-
tween both domains, receiving call packets from the interposer library, sending these
requests to the backend for execution over a shared call buffer (or shared ring in Xen
terminology), and relaying responses back to the interposer library. GViM’s imple-
mentation localizes all changes to the guest OS within the frontend driver, which can
be loaded as a kernel module.
Function calls are carried out by several components in Dom0, which are described
next and shown in the left half of Figure 8:
1. The Backend mediates all accesses to the GPU – located in Dom0, the backend is
responsible for executing CUDA calls received from the frontend and for returning
the execution results. It notifies the guest once the call has executed, and the result
is passed via a shared ring. It is implemented as a user-level module for easier inte-
gration with the user-level CUDA libraries and to avoid additional runtime overhead
due to accesses to userspace CUDA memory.
2. The Library Wrapper functions convert the call packets received from the frontend
into function calls – the wrapper functions unpack these packets and execute the
appropriate CUDA functions.
3. The NVIDIA CUDA library and driver are provided by NVIDIA – they are the com-
ponents that interact with the actual device.
Jointly, these components enable a guest virtual machine to access any number of GPUs
available in the system. The stack shown on the VM-side in Figure 8 is replicated in
every guest in the system that wishes to access the GPU, while the single Dom0 stack is
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responsible for managing multiple guest domains as well as multiple GPUs, if available.
In Section 4.3, we further discuss as ‘management extension’ the interaction between the
backend and the scheduling of requests made by guests.
4.4.1.2 Memory Allocation and Sharing
Many HPC applications using GPUs have large amounts of input and/or output data. Xen
does not natively provide efficient (i.e., non copy-based) support for large data sharing
between guest VMs and Dom0. Prior efforts to improve IO performance [115, 94] for
network and block devices do not address sharing large numbers of pages with contiguous
virtual addresses between a guest domain and a Dom0 backend running as a user level
process, as required for GViM applications and as shown in Figure 9, which depicts with
dotted lines the memory-related interactions in GViM. The dark solid arrows indicate the
path of a CUDA call (refer to Figure 8 for detail). The arrows between guest application,


















































Figure 9: Memory management in GViM
In a non-virtualized environment, a memcpy operation invoked by a CUDA application
has to go through one copy of data between host memory and GPU memory, managed
by the NVIDIA driver. This can be avoided whenever possible/desirable by making a
call to cudaMallocHost() which tries to return a pointer to host-mapped GPU memory,
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as shown in the left part of Figure 9. This is the pinned memory case and implies zero-
copy of data. To understand the memory management in GViM in greater detail, it is
important to understand the different memory kinds that can be allocated by the user for
data movements:
1. 2-copy – A user CUDA application running in the guest VM can allocate memory
for data buffers using malloc. The buffer is then resident in the user virtual address
space; this makes it necessary to copy that data into a temporary kernel buffer before
passing it on to Dom0 for some CUDA operation. However, it is possible to share
the kernel buffer in advance with the backend and eliminate the copy from the guest
kernel to the backend. The next step is a copy from host memory to GPU memory,
as described above. Since the data has to go through two copies, this is the 2-copy
solution.
2. 1-copy – From the previous solution, if we remove the guest ‘user to kernel’ copy
before passing the call to the backend, we can reduce overheads, particularly for
larger data movements. This is done by letting the user call mmap() into the fron-
tend driver to get memory for its buffer instead of calling malloc. To avoid changing
applications, the mmap call has been wrapped within cudaMallocHost() implemen-
tation of the interposer library. This memory is pre-allocated by the frontend, shared
with the Backend using Xenstore, and managed using the Frontend memory alloca-
tor. In order to allow a contiguous view of the memory at guest user level and at the
Backend, the individual page numbers from the Frontend allocated buffer are loaded
in a page directory structure that is shared with the Backend at frontend load time
and is remapped by the Backend. We have thus, eliminated an extra level of copy
potentially caused by virtualization.
3. Bypass – The ideal situation is a zero-copy data bypass whenever possible, as seen
from Figure 12 in Section 4.5. Since the GPU memory is managed entirely by the
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‘closed’ driver, we propose to let our Backend make a call to cudaMallocHost() when
the system starts and map it through the kernel level module that can be loaded on
its behalf into Dom0’s kernel address space. Portions of this region can be mapped
into individual guests and further used to move data to and from the card, i.e., elim-
inating the ‘host to GPU’ data movement shown in Figure 9. Inspite of its obvious
performance benefit, the bypass approach limits the data sizes a VM can exchange
with the GPU to the amount of available memory in the VM’s partition of the driver
memory. Therefore the 1-copy mechanism described above remains useful.
4.4.2 Scheduling
Discovering GPUs and guest domains: the management framework discovers all of the
GPUs present in the system, assembles their static profiles using cudaGetDeviceProper-
ties() [77], and registers them with the Pegasus hypervisor scheduling extensions. When
new guest domains are created, Xen adds them to its hypervisor scheduling queue. Our
management framework, in turn, discovers them by monitoring XenStore.
The scheduling policies RR, AccC, XC, and SLAF are implemented using timer sig-
nals, with one tick interval equal to the hypervisor’s CPU scheduling timer interval. There
is one timer handler or scheduler for each GPU, just like there is one scheduling timer in-
terrupt per CPU, and this function picks the next domain to run from corresponding GPU’s
ready queue, as shown in Algorithm 1. AugC and CoSched use a thread in the backend that
performs scheduling for each GPU by checking the latest schedule information provided
by the hypervisor, as described in Section 4.3. It then sleeps for one timer interval. The
per domain pollers are woken up or put to sleep by scheduling function(s), using real time
signals with unique values assigned to each domain. This restricts the maximum number of
domains supported by the backend to the Dom0 operating system imposed limit, but results
in bounded/prioritized signal delivery times.
Two entirely different scheduling domains, i.e., DomA and the hypervisor, control the
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two different kinds of processing units, i.e., GPUs and x86 cores. This poses several im-
plementation challenges for the AugC and CoSched policies such as: (1) What data needs
to be shared between extensions and the hypervisor scheduler and what additional actions
to take, if any, in the hypervisor scheduler, given that this scheduler is in the critical path
for the entire system? (2) How do we manage the differences and drifts in these respective
schedulers’ time periods?
Concerning (1), the current implementation extends the hypervisor scheduler to simply
have it share its VCPU-PCPU schedule with the DomA scheduler, which then uses this
schedule to find the right VM candidates for scheduling. Concerning (2), there can be a
noticeable timing gap between when decisions are made and then enacted by the hyper-
visor scheduler vs. the DomA extensions. The resulting delay as to when or how soon
a VCPU and an aVCPU from same domain are co-scheduled can be reduced with better
control over the use of GPU resources. Since NVIDIA drivers do not offer such control,
there is notable variation in co-scheduling. Our current remedial solution is to have each
aVCPU be executed for ‘some time’, i.e., to run multiple CUDA call requests, rather than
scheduling aVCPUs at a per CUDA call granularity, thereby increasing the possible over-
lap time with its ‘co-related’ VCPU. This does not solve the problem, but it mitigates the
effects of imprecision, particularly for longer running workloads.
4.5 Experimental Evaluation
Key contributions of Pegasus are (1) accelerators as first class schedulable entities and
(2) coordinated scheduling to provide applications with the high levels of performance
sought by use of heterogeneous processing resources. This section first shows that the
Pegasus way of virtualizing accelerators is efficient, next demonstrates the importance of
coordinated resource management, and finally, presents a number of interesting insights
about how diverse coordination (i.e., scheduling) policies can be used to address workload
diversity.
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Testbed: All experimental evaluations are conducted on a system comprised of (1) a
2.5GHz Xeon quad-core processor with 3GB memory and (2) an NVIDIA 9800 GTX card
with 2 GPUs and the v169.09 GPU driver. The Xen 3.2.1 hypervisor and the 2.6.18 Linux
kernel are used in Dom0 and guest domains. Guest domains use 512MB memory and
1 VCPU each, the latter pinned to certain physical cores, depending on the experiments
being conducted.
4.5.1 Benchmarks and Applications
Pegasus is evaluated with an extensive set of benchmarks and with emulations of more
complex computationally expensive enterprise codes like the web-based image process-
ing application mentioned earlier. Benchmarks include (1) parallel codes requiring low
levels of deviation for highly synchronous execution, and (2) throughput-intensive codes.
A complete listing appears in Table 1, identifying them as belonging to either the par-
boil benchmark suite [90] or the CUDA SDK 1.1. Benchmark-based performance studies
go beyond running individual codes to using representative code mixes that have varying
needs and differences in behavior due to different dataset sizes, data transfer times, itera-
tion complexity, and numbers of iterations executed for certain computations. The latter
two are a good measure of GPU ‘kernel’ size and the degree of coupling between CPUs or-
chestrating accelerator use and the GPUs running these kernels respectively. Depending on
their outputs and the number of CUDA calls made, (1) throughput-sensitive benchmarks
are MC, BOp, PI, (2) latency-sensitive benchmarks include FWT, and scientific, and (3)
some benchmarks are both, e.g., BS, CP. A benchmark is throughput-sensitive when its
performance is best evaluated as the number of some quantity processed or calculated per
second, and a benchmark is latency-sensitive when it makes frequent CUDA calls and its
execution time is sensitive to potential virtualization overhead and/or delays or ‘noise’ in
accelerator scheduling. The image processing application, termed PicSer, emulates web
codes like PhotoSynth. BlackScholes represents financial codes like those run by option
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Table 1: Summary of Benchmarks
Category Source Benchmarks
Financial SDK Binomial(BOp), BlackScholes(BS), Monte-
Carlo(MC)




Scientific parboil CP, TPACF, RPES
trading companies [69].
4.5.2 GPGPU Virtualization
Virtualization overheads when using Pegasus are depicted in Figures 10(a)–(d), using the
benchmarks listed in Table 1. Results show the overhead (or speedup) when running the
benchmark in question in a VM vs. when running it in Dom0. The overhead is calculated
as the time it takes the benchmark to run in a VM divided by the time to run it in Dom0.
We show the overhead (or speedup) for the average total execution time (Total Time) and
the average time for CUDA calls (Cuda Time) across 50 runs of each benchmark. Cuda
Time is calculated as the time to execute all CUDA calls within the application. Running
the benchmark in Dom0 is equivalent to running it in a non-virtualized setting. For the
1VM numbers in Figure 10(a) and (c), all four cores are enabled, and to avoid scheduler
interactions, Dom0 and the VM are pinned on separate cores. The experiments reported
in Figure 10(b) have only 1 core enabled and the execution times are not averaged over
multiple runs, with a backend restart for every run. This is done for reasons explained next.
All cases use an equal number of physical GPUs, and Dom0 tests are run with as many
cores as the Dom0–1VM case.
An interesting observation about these results is that sometimes, it is better to use vir-
tualized rather than non-virtualized accelerators. This is because (1) the Pegasus virtual-
ization software can benefit from the concurrency seen from using different cores for the
guest vs. Dom0 domains, and (2) further advantages are derived from additional caching
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c) On 1 Core With No driver caching d) With GPU sharing (scheduler - RR)
Figure 10: Evaluation of GPU virtualization overhead (lower is better)
is confirmed in Figure 10(b), which shows higher overheads when the backend is stopped
before every run, wiping out any driver cache information. Also of interest is the speedup
seen by say, BOp or PI vs. the performance seen by say, BS or RPES, in Figure 10(a). This
is due to an increase in the number of calls per application, seen in BOp/PI vs. BS/RPES,
emphasizing the virtualization overhead added to each executed CUDA call. In these cases,
the benefits from caching and the presence of multiple cores are outweighed by the per call
overhead multiplied by the number of calls made.
Comparison of individual function call timings to study virtualization overhead – Fig-
ure 11 shows the difference in execution time at a function call level between a virtualized
guest and our base case of Dom0. These functions represent the most commonly used
CUDA calls in GPU applications. The number of bytes transferred per CUDA call each




















Figure 11: CUDA Calls - Execution Time Difference
(SPS). With the exception of devprp, setarg, launch, and memcpy (dealt with later), most
calls exchange standard packet data both ways. Most commonly used CUDA calls do not
see more than a 0.07msec increase in execution time except devprp (retrieving device prop-
erties) which is called once at the beginning and launch (cudaLaunch() for a GPU kernel).
A typical sequence of operations for compute kernel execution on a GPU is a) configur-
ing a call with appropriate thread and block sizes on the GPU, b) setting up arguments
and c) launching the kernel. While these calls execute individually in a non-virtualized
environment, we combine them together with launch in the backend due to requirements
imposed by the driver level API. This leads to a higher launch time but keeps the overhead
for configuring a call smaller.
Impact of input data sizes – The cost of memcpy (memory copy) varies with the amount
of data transferred. These results become very important when applications transfer much
larger data sizes (possibly multiple times during the application execution), as discussed in
Section 4.4.1.
Figure 12 shows the bandwidth in MB/sec into (upper half of figure) and out (lower
half) of the GPU for the guest VM, as well as Dom0 for the cases discussed in Section 4.4.1.
The results (the Y-axis in figure does not start from 0) are obtained by running the GPU
bandwidth test from the CUDA SDK. Dom0 pageable and pinned in the figure refer to the






















































Figure 12: GPU bandwidth for memory copy operations
the graphs, our 1-copy solution achieves almost as much bandwidth as Dom0 Pageable.
Since most applications are written to use pageable memory, this is a very good option for
even large benchmarks being run in guest VM (as long as it has sufficient memory). The
Dom0 pinned case shows much higher bandwidth, and we are working towards this bypass
solution for our virtualized guests, as well.
4.5.3 Resource Management
The Pegasus framework for scheduling coordination makes it possible to implement di-
verse policies to meet different application needs. Consequently, we use multiple metrics
to evaluate the policies described in Section 4.3. They include (1) throughput (Quanti-
ty/sec) for throughput-sensitive applications, (2) work done (Quantity work/sec) (which is
the sum of the calculations done over all runs divided by the total time taken), and/or (3) per
call latency (Latency) observed for CUDA calls (latency is reported including the CUDA
function execution time to account for the fact that we cannot control how the driver orders
the requests it receives from Pegasus).
Experimental Methodology: To reduce scheduling interference from the guest OS,
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each VM runs only a single benchmark. Each sample set of measurements, then, involves
launching the required number of VMs, each of which repeatedly runs its benchmark. To
evaluate accelerator sharing, experiments use 2, 3, or 4 domains, which translates to config-
urations with no GPU/CPU sharing, sharing of one GPU and one CPU by two of the three
domains, and sharing of two CPUs and both GPUs by pairs of domains, respectively. In all
experiments, Dom1 and Dom3 share a CPU as well as a GPU, and so do Dom2 and Dom4,
when present. Further, to avoid non-deterministic behavior due to actions taken by the hy-
pervisor scheduler, and to deal with the limited numbers of cores and GPGPUs available
on our experimental platform, we pin the domain VCPUs to certain CPUs, depending on
the experiment scenario. These CPUs are chosen based on the workload distribution across
CPUs (including backend threads in Dom0) and the concurrency requirements of VCPU
and aVCPU from the same domain (simply put, VCPU from a domain and the polling
thread forming its aVCPU cannot be co-scheduled if they are bound to the same CPU).
The results shown in this section focus on the BS benchmark, because of (1) its close-
ness to real world financial workloads, (2) its tunable iteration count argument that varies
its CPU-GPU coupling and can highlight the benefits of coordination, (3) its easily varied
data sizes and hence GPU computation complexity, and (4) its throughput as well as la-
tency sensitive nature. Additional reported results are for benchmarks like PicSer, CP and
FWT in order to highlight specific interesting/different cases, like those for applications
with low degrees of coupling or with high latency sensitivity. For experiments that assign
equal credits to all domains, we do not plot RR and AccC, since they are equivalent to XC.
Also, we do not show AccC if accelerator credits are equal to Xen credits.
Observations at an early stage of experimentation showed that the CUDA driver intro-
duces substantial variations in execution time when a GPU is shared by multiple applica-
tions (shown by the NoVirt graph in Figure 18). This caused us to use a large sample size
of 50 runs per benchmark per domain, and we report either the h-spread[113] or work done
which is the sum of total output divided by total elapsed time over those multiple runs. For
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throughput and latency based experiments, we report values for 85% of the runs from the
execution set, which prunes some outliers that can greatly skew results and thus, hide the
important insights from a particular experiment. These outliers are typically introduced by
(1) a serial launch of domains causing the first few readings to show non-shared timings for
certain domains, and (2) some domains completing their runs earlier due to higher priority
and/or because the launch pattern causes the last few readings for the remaining domains
to again be during the unshared period. Hence, all throughput and latency graphs represent
the distribution of values across the runs, with a box in the graph representing 50% of the
samples around the median (or h-spread) and the lower and upper whiskers encapsulating
85% of the readings, with the minimum and maximum quantities as delimiters. It is diffi-
cult, however, to synchronize the launches of domains’ GPU kernels with the execution of
their threads on CPUs, leading to different orderings of CUDA calls in each run. Hence,
to show cumulative performance over the entire experiment, for some experimental results,
we also show the ‘work done’ over all of the runs.
Scheduling is needed when sharing accelerators: Figure 10(c) shows the overhead of
sharing the GPU when applications are run both in Dom0 and in virtualized guests. In the
figure, the 1VM quantities refer to overhead (or speedup) seen by a benchmark running
in 1VM vs. when it is run nonvirtualized in Dom0. 2dom0 and 2VM values are similarly
normalized with respect to the Dom0 values. 2dom0 values indicate execution times ob-
served for a benchmark when it shares a GPU running in Dom0, i.e., in the absence of
GPU virtualization, and 2VM values indicate similar values when run in two guest VMs
sharing the GPU. For the 2VM case, the Backend implements RR, a scheduling policy
that is completely fair to both VMs, and their CPU credits are set to 256 for equal CPU
sharing. These measurements show that (1) while the performance seen by applications
suffers from sharing (due to reduced accelerator access), (2) a clear benefit is derived for
most benchmarks from using even a simple scheduling method for accelerator access. This
is evident from the virtualized case that uses a round robin scheduler, which shows better
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performance compared with the nonvirtualized runs in Dom0 for most benchmarks, partic-
ularly the ones with lower numbers of CUDA call invocations. This shows that scheduling
is important to reduce contention in the NVIDIA driver and thus helps minimize the result-
ing performance degradation. Measurements report Cuda Time and Total Time, which is
the metric used in Figures 10(a)–(b).
We speculate that sharing overheads could be reduced further if Pegasus was given
more control over the way GPU resources are used. Additional benefits may arise from
improved hardware support for sharing the accelerator, as expected for future NVIDIA
hardware [76].
Coordination can improve performance: With encouraging results from the simple
RR scheduler, we next experiment with the more sophisticated policies described in Sec-
tion 4.3. In particular, we use BlackScholes (outputs options and hence its throughput is
given by Options/sec) which, with more than 512 compute kernel launches and a large
number of CUDA calls, has a high degree of CPU-GPU coupling. This motivates us to also





































































































a) Throughput distribution b) Average work done c) Latency distribution
Figure 13: Performance of different scheduling schemes [BS]—equal credits for four
guests
An important insight from these experiments is that coordination in scheduling is par-
ticularly important for tightly coupled codes, as demonstrated by the fact that our base case,
None, shows large variations and worse overall performance, whereas AugC and CoSched
show the best performance due to their higher degrees of coordination. Figures 13(a)–(c)
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show that these policies perform well even when domains have equal credits. The BlackSc-
holes run used in this experiment generates 2 million options over 512 iterations in all our
domains. Figure 13(a) shows the distribution of throughput values in Million options/sec,
as explained earlier. While XC and SLAF see high variation due to higher dependence
on driver scheduling and no attempt for CPU and GPU coscheduling, they still perform
at least 33% better than None when comparing the medians. AugC and CoSched add an
additional 4%–20% improvement as seen from Figure 13(a). The higher performance seen
with Dom1 and Dom3 for total work done in Figure 13(b) in case of AugC and CoSched is
because of the lower signaling latency seen by the incoming and outgoing domain backend
threads, due to their co-location with the scheduling thread and hence, the affected call










































































































a) Throughput distribution b) Average work done c) Latency distribution
Figure 14: Performance of scheduling schemes [BS]—Credits: Dom1=256, Dom2=512,
Dom3=1024, Dom4=256
Beyond the improvements shown above, future deployment scenarios in utility data
centers suggest the importance of supporting prioritization of domains. This is seen by ex-
periments in which we modify the credits assigned to a domain, which can further improve
performance (see Figure 14). We again use BlackScholes, but with Domain credits as (1)
(Dom1,256), (2) (Dom2,512), (3) (Dom3,1024), and (4) (Dom4,256), respectively. The
effects of such scheduling are apparent from the fact that, as shown in Figure 14(b), Dom3
succeeds in performing 2.4X or 140% more work when compared with None, with its
minimum and maximum throughput values showing 3X to 2X improvement respectively.
This is because domains sometimes complete early (e.g., Dom3 completes its designated
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runs before Dom1) which then frees up the accelerator for other domains (e.g., Dom1) to
complete their work in a mode similar to non-shared operation, resulting in high through-
put. The ‘work done’ metric captures this because average throughput is calculated for the
entire application run. Another important point seen from Figure 14(c) is that the latency
seen by Dom4 varies more as compared to Dom2 for say AugC because of the temporary
unfairness resulting from the difference in credits between the two domains. A final in-
teresting note is that scheduling becomes less important when accelerators are not highly
utilized, as evident from other measurements not reported here.
Coordination respects proportional credit assignments: The previous experiments use
equal amounts of accelerator and CPU credits, but in general, not all guest VMs need
equal accelerator vs. general purpose processor resources. We demonstrate the effects of
discretionary credit allocations using the BS benchmark, since it is easily configured for
variable CPU and GPU execution times, based on the expected number of call and put
options and the number of iterations denoted by BS〈#options,#iterations〉. Each domain
is assigned different GPU and CPU credits denoted by Dom#〈AccC,XC,SLA proportion〉.
This results in the configuration for this experiment being: Dom1〈1024,256,0.2〉 running
BS〈2mi,128〉, Dom2〈1024,1024,0.8〉 running BS〈2mi,512〉, Dom3〈256,1024,0.8〉 running
BS〈0.8mi,512〉, and Dom4〈768,256,0.2〉 running BS〈1.6mi,128〉, where mi means million.
Results depicting ‘total work done’ in Figure 15 demonstrate that coordinated schedul-
ing methods AugC and CoSched deal better with proportional credit assignments. Results
show that domains with balanced CPU and GPU credits are more effective in getting work
done—Dom2 and Dom3 (helped by high Xen credits)—than others. SLAF shows perfor-
mance similar to CoSched and AugC due to its use of a feedback loop that tries to attain
80% utilization for Dom2 and Dom3 based on Xen credits. Placement of Dom4 with a high
credit domain Dom2 somewhat hurts its performance, but its behavior is in accordance with
its Xen credits and SLAF values, and it still sees a performance improvement of at least
18% compared to XC (lowest performance improvement among all scheduling schemes
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for the domain) with None. Dom1 benefits from coordination due to earlier completion of









































Figure 15: Performance of different scheduling schemes [BS] - different Xen and accel-
erator credits for domains
One lesson from these runs is that the choice of credit assignment should be based on
the expected outcome and the amount of work required by the application. How to make
suitable choices is a topic for future work, particularly focusing on the runtime changes
in application needs and behavior. We also realize that we cannot control the way the
driver ultimately schedules requests possibly introducing high system noise and limiting
achievable proportionality.
Coordination is important for latency sensitive codes: Figure 16 corroborates our
earlier statement about the particular need for coordination with latency-intolerant codes.
When FWT is run in all domains, first with equal CPU and GPU credits, then with dif-
ferent CPU credits per domain, it is apparent that ‘None’ (no scheduling) is inappropriate.
Specifically, as seen in Figure 16, all scheduling schemes see much lower latencies and
latency variations than None. Another interesting point is that the latencies seen for Dom2
and Dom3 are almost equal, despite a big difference in their credit values, for all schemes
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except RR (which ignores credits). This is because latencies are reduced until reaching ac-
tual virtualization overheads and thereafter, are no longer affected by differences in credits
per domain. The other performance effects seen for total time can be attributed to the order












































































a) All Doms = 256 b) Dom1=256,Dom2=1024,
Dom3=2048,Dom4=256
Figure 16: Average latencies seen for [FWT]
Scheduling complex workloads: When evaluating scheduling policies with the PicSer
application, we run three dual-core, 512MB guests on our testbed. One VM (Dom2) is
used for priority service and hence given 1024 credits and 1 GPU, while the remaining two
are assigned 256 credits, and they share the second GPU. VM2 is latency-sensitive, and
all of the VMs care about throughput. Scheduling is important because CPUs are shared
by multiple VMs. Figure 17(a) shows the average throughput (Pixels/sec to incorporate
different image sizes) seen by each VM with four different policies. We choose AugC and
CoSched to highlight the co-scheduling differences. None is to provide a baseline, and
SLAF is an enhanced version of all of the credit based schemes. AugC tries to improve
the throughput of all VMs, which results in a somewhat lower value for Dom2. CoSched
gives priority to Dom2 and can penalize other VMs, as evident from the GPU latencies
shown in Figure 17(b). ‘No scheduling’ does not perform well. More generally, it is
clear that coordinated scheduling can be effective in meeting the requirements of multi-
















































a) PicSer Work done b) Latency for GPU processing
Figure 17: Performance of selected scheduling schemes for real world benchmark
Scheduling is not always effective: There are situations in which scheduling is not
effective. We have observed this when a workload is very short lived or when it shows a
high degree of variation, as shown in Figure 18. These variations can be attributed to driver
processing, with evidence for this attribution being that the same variability is observed in
the absence of Pegasus, as seen from the ‘NoVirt’ bars in the figure. An idea for future
work with Pegasus is to explicitly evaluate this via runtime monitoring, to establish and

























Figure 18: [CP] with sharing
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Scheduling does not affect performance in the absence of sharing: When using two,
three, and four domains assigned equal credits, with a mix of different workloads, our
measurements show that in general, scheduling works well and exhibits little variation,
especially in the absence of accelerator sharing. In all these experiments, Dom1 runs MC
〈 256, 24mi 〉, Dom2 runs BOp 〈 16384 〉, Dom3 runs PI 〈 2048 〉 and Dom4 in the case
with four domains runs CP 〈 40000 〉. Per domain results for the various configurations are















































































Scheduling scheme’s performance for Dom1













































































Scheduling scheme’s performance for Dom1











































































Scheduling scheme’s performance for Dom4
g) BOp - Four domains h) PI - Four domains i) CP - Four domains
Figure 19: Performance of different scheduling schemes for two, three, four domains
running different benchmarks and all assigned equal credits in each experiment
For the measurements shown in Figure 19, of particular interest are the results of the
experiment with three domains, since it shows both the nonsharing vs. sharing case. In
these examples, Dom1 and Dom3 share a CPU as well as a GPU, whereas Dom2 has
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its own GPU. The performance of Dom2 is uniformly better for all scheduling schemes
whereas Doms 1 and 3 see variations. Another interesting observation that can be made
in case of the experiment with four domains. Co-scheduling does not help either Dom3 or
Dom4 because they execute far fewer calls and hence are not affected by CPU scheduling
as much. They can benefit more from smoothened fair share of the processors.
Scheduling overheads are low: We report the worst case scheduling overheads seen
per scheduler call in Table 2, for different scheduling policies. MS in the table refers to the
Monitor and Sweep thread responsible for monitoring credit value changes for guest VMs
and cleaning out state for non-existing VMs. Xen kernel refers to the changes made to
the hypervisor CPU scheduling method. Acc0 and Acc1 refer to the schedulers (for timer
based schemes like RR, XC, SLAF) in our dual accelerator testbed. Hype refers to the
user level thread run for policies like AugC and CoSched for coordinating CPU and GPU
activities.
Table 2: Backend scheduler overhead
Policy MS Xen Kernel Acc0/Hype Acc1
(µsec) (µsec) (µsec) (µsec)
None 272 0.85 0 0
XC 1119 0.85 507 496
AugC 1395 0.9 3.36 0
SLAF 1101 0.95 440 471
CoSched 1358 0.825 2.71 0
As seen from the table, the Pegasus backend components have low overhead. For ex-
ample, XC sees∼0.5ms per scheduler call per accelerator, compared to a typical execution
time of CUDA applications of between 250ms to 5000ms and with typical scheduling pe-
riods of 30ms. The most expensive component, with an overhead of ∼1ms, is MS, which
runs once every second.
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4.5.4 Discussion
Experimental results show that Pegasus, built on top of GViM, efficiently virtualizes GPUs
and in addition, can effectively schedule their use. Even basic accelerator request schedul-
ing can improve sharing performance, with additional benefits derived from active schedul-
ing coordination schemes. Among these methods, XC can perform quite well, but fails to
capitalize on CPU-GPU coordination opportunities for tightly coupled benchmarks. SLAF,
when applied to CPU credits, has a smoothing effect on the high variations of XC, because
of its feedback loop. For most benchmarks, especially those with a high degree of cou-
pling, AugC and CoSched perform significantly better that other schemes, but require small
changes to the hypervisor. More generally, scheduling schemes work well in the absence
of over-subscription, helping regulate the flow of calls to the GPU. Regulation also results
in lowering the degrees of variability caused by un-coordinated use of the NVIDIA driver.
AugC and CoSched, in particular, constitute an interesting path toward realizing our
goal of making accelerators first class citizens, and further improvements to those schemes
can be derived from gathering additional information about accelerator resources. There is
not, however, a single ‘best’ scheduling policy. Instead, there is a clear need for diverse
policies geared to match different system goals and to account for different application
characteristics.
Pegasus scheduling uses global platform knowledge available at hypervisor level, and
its implementation benefits from hypervisor-level efficiencies in terms of resource access
and control. As a result, it directly addresses enterprise and cloud computing systems in
which virtualization is prevalent. Yet, clearly, methods like those in Pegasus can also be
realized at OS level, particularly for the high performance domain where hypervisors are
not yet in common use. In fact, we are currently constructing a CUDA interposer library for
non-virtualized, native guest OSes, which we intend to use to deploy scheduling solutions
akin to those realized in Pegasus at large scale on the Keeneland machine.
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4.6 Related Work
Prior work on GPU virtualization has used the OpenGL API [57] or 2D-3D graphics virtu-
alization (DirectX, SVGA) [21]. In comparison, Pegasus operates on entire computational
kernels more readily co-scheduled with VCPUs running on general purpose CPUs. Besides
proposing a high performance virtualization solution, we thoroughly evaluate the approach,
develop and explore at length the notion of coordinated scheduling and the scheduling
methods we have found suitable for GPGPU use and for latency- vs. throughput-intensive
enterprise codes.
While similar in concept, Pegasus differs from coordinated scheduling at the data cen-
ter level, in that its deterministic methods with predictable behavior are more appropriate
at the fine-grained hypervisor level than the loosely-coordinated control-theoretic or sta-
tistical techniques used in data center control [54]. Pegasus co-scheduling differs in im-
plementation from traditional gang scheduling [110] in that (1) it operates across multiple
scheduling domains, i.e., GPU vs. CPU scheduling, without direct control over how each
of those domains schedules its resources, and (2) because it limits the idling of GPUs, by
running workloads from other aVCPUs when a currently scheduled VCPU does not have
any aVCPUs to run. This is appropriate because Pegasus co-scheduling schemes can af-
ford some skew between CPU and GPU components, since their aim is not to solve the
traditional locking issue.
Recent efforts like Qilin [68] and predictive runtime code scheduling [42] both aim to
better distribute tasks across CPUs and GPUs. Such work is complementary and could
be used combined with the runtime scheduling methods of Pegasus. Upcoming hardware
support for accelerator-level contexts, context isolation, and context-switching [76] may
help in terms of load balancing opportunities and more importantly, it will help improve
accelerator sharing [21].
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4.7 Conclusions and Future Work
This research advocates making all of the diverse cores of heterogeneous manycore systems
into first class schedulable entities. The Pegasus virtualization-based approach for doing
so, is to abstract accelerator interfaces through virtualization and then devise scheduling
methods that coordinate accelerator use with that of general purpose host cores. This way,
Pegasus enables creation and scheduling of a VM’s accelerated or compute personality.
The approach is applied to a combined NVIDIA- and x86-based GPGPU multicore proto-
type, enabling multiple guest VMs to efficiently share heterogeneous platform resources.
Evaluations using a large set of representative GPGPU benchmarks and computationally in-
tensive web applications result in insights that include: (1) the need of coordination when
sharing accelerator resources, (2) its critical importance for applications that frequently
interact across the CPU-GPU boundary, and (3) the need for diverse policies when coordi-
nating the resource management decisions made for general purpose vs. accelerator cores,
as indicated by the thesis statement in Chapter 1.
Thesis discussion: Pegasus recognizes architectural differences in the computational
resources, present within the heterogeneous platform we have discussed, at different layers
of systems software stack like the hypervisor—by introducing aVCPU scheduling—and
the guest OS—by exposing the availability of GPUs to applications which can use them.
The virtualization techniques used to enable accelerator VCPUs makes it possible to ap-
ply scheduling logic to a common pool of resources and coordinate scheduling between
the CPU and GPU scheduling domains. Distinguishing between the resources, tuning the
scheduling policies to work in a favorable manner, and coordinating actions of the differ-
ent scheduling domains, leads to the improvement in performance and platform utilization
despite the architectural differences, as verified by our experimental evaluation.
Future work: Certain elements of Pegasus remain under development and/or are sub-
ject of future work. Admission control methods can help alleviate certain problems with
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accelerator sharing, such as those caused by insufficient accelerator resources (e.g., mem-
ory). Runtime load balancing across multiple accelerators would make it easier to deal
with cases in which GPU codes do not perform well when sharing accelerator resources.
Static profiling and runtime monitoring could help identify such codes. There will be some
limitations in load balancing, however, because of the prohibitive costs in moving the large
amounts of memory allocated on completely isolated GPU resources. This restricts load
migration to cases in which the domain has no or little state on a GPU. As a result, the first
steps in our future work will be to provide Pegasus scheduling methods with additional op-
tions for accelerator mappings and scheduling, by generalizing our implementation to use
both local and non-local accelerators (e.g., when they are connected via high end network
links like InfiniBand). Despite these shortcomings, the current implementation of Pegasus
not only enables multiple VMs to efficiently share accelerator resources, but also achieves
considerable performance gains with its coordination methods.
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CHAPTER V
MONTAGE: KINSHIP SCHEDULING FOR EFFICIENT
EXECUTION OF VIRTUAL MACHINES ON ASYMMETRIC
MULTI-CORE PLATFORMS
As mentioned earlier, processor architects are continuing to evolve multicore chips from
homogeneous systems (replicas of identical cores), to those that exhibit shared or single
ISA heterogeneity [65, 53] on the same die. Contributing to this trend are power delivery
constraints that limit the number of full-featured cores on a single chip [72], as well as the
proven utility, in terms of performance and power consumption, of specialized cores like
those used for accelerating computations [20, 106], network processing, or cryptographic
tasks. As indicated by recent announcements by Intel, IBM and AMD of on-chip acceler-
ators [40, 4, 97, 43], processors with cores that differ in their performance and functional
properties will increasingly become the basis for future cloud and data center systems.
Efficiently using these platforms poses significant challenges to system software. These
can be summarized by asking the following questions: (1) How best to map workloads to
different core resources? (2) How to do so for the wide variety of workloads present in
cloud and data center systems, which range from computationally expensive codes like
parallel simulations and decision engines, to memory-, IO-, and disk-intensive tasks. (3)
How to cope with server consolidation, which causes each machine to observe a dynamic
mix of applications and application behaviors, with further complications caused by codes
that exhibit IO-heavy application phases interspersed with compute-intensive ones [10].
As one example, consider representative workloads from the Parsec suite [12], Hadoop [6]
sort [sort-1G] and Hadoop wordcount [wc-240M], and IOzone [114]. Next, consider the
heterogeneous research platform depicted in Figure 21.a). This shared ISA machine is
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comprised of cores with entirely different performance properties: an Intel Xeon X5450
core and an Atom 330 core (both running at 1.6GHz) able to share aggregate RAM and IO
resources. When running workloads on this machine, applications see distinct differences
in performance depending on their nature and the core mappings being used. Specifically
(Figure 20), the performance of the computationally intensive PARSEC workloads is heav-





































Figure 20: Most PARSEC benchmarks show distinct performance benefit on Xeon cores.
IOzone, Hadoop sort and wordcount exhibit similar performance on large or small cores.
nature [5] of freqmine, sort, wordcount and IOzone results in only modest differences in
performance on the platform’s Atom vs. Xeon processors.








































a) Intel Xeon-/Atom-based b) Intel Xeon-based traditional
experimental platform platform
Figure 21: Sample asymmetric vs. symmetric platforms
This raises further questions: How to make system software aware of application-level
sensitivities in the performance experienced on different types of cores? How to best match
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core capabilities to application characteristics? Or stated more generally (Figure 22), how
to devise scheduling methods that use application workload characterizations to efficiently
use heterogeneous core resources.
Can applications run 
efficiently on asymmetric 
systems?




Figure 22: Challenges for systems research in asymmetry
The Montage system described in this chapter addresses the challenges and opportuni-
ties presented by asymmetric multicore platforms, whose cores differ in their performance
or functional properties. For such processors, Montage implements an approach, frame-
work, and methods for creating asymmetry-aware hypervisors. With our system, arbitrary
guest virtual machines (VMs) and their applications can efficiently run on asymmetric hard-
ware platforms. Montage, being hypervisor-based, can shield guest OSs and applications
from new generations of asymmetric hardware, reducing configuration changes required as
data-center infrastructure evolves. This is done by enriching the hypervisor with methods
that manage VM execution in ways that are cognizant of workload characteristics in order
to best leverage asymmetric platform resources. In particular, Montage offers the novel
method of kinship-based scheduling, which generalizes prior affinity-based scheduling to
also take into account platform asymmetries and workload differences. Through Montage,
we make the following technical contributions:
• Kinship metric: a new metric for asymmetric systems that extends the traditional
notion of affinity used on homogeneous hardware to capture and exploit performance
and functional asymmetries in underlying hardware resources. It is defined for all
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virtual CPU and physical CPU pairs, for virtual machines to be scheduled on the
platform.
• Kinship-based scheduling: improves existing hypervisor sche-duling to use kinship
values in order to better match the characteristics of application workloads to the
capabilities of asymmetric core resources. Characteristics may be stated by hints
provided by guest VMs and/or determined by Montage using hardware-level perfor-
mance counters.
• Experimental evaluation: underlines the importance of kinship-based scheduling for
realizing the opportunities presented by asymmetric hardware, as well as the potential
overheads experienced with its use. We demonstrate asymmetry-awareness for two
physically asymmetric platforms, and emulate asymmetry in a third.
Experimental evaluations reveal significant performance improvement for Montage com-
pared to the asymmetry-unaware Xen scheduler. For example, two VMs running bench-
marks from PARSEC, Hadoop, and IOzone see an improvement of approximately 6% and
12%, respectively, on the platform shown in Figure 21.a. An emulated functional asym-
metry involving cryptographic asymmetry on Xeon platform results in 2X performance
improvement without affecting the performance of other apps, (see Section 5.5). Further,
improvements occur with small, almost negligible, standard deviation in per-run perfor-
mance.
The utility and use of hardware asymmetry are ongoing active topics of research. Archi-
tectural studies demonstrate power/performance advantages [63, 53], and system support
shows value in exploiting performance asymmetries [50, 91, 37]. Other recent work con-
siders power efficiency [34], by asking questions about the value of asymmetries on-chip
vs. at larger granularities like different data-center racks. More explicitly, there has been
work targeting operating systems and hypervisor schedulers (i.e., the resource management
layer in typical cloud systems). Such work has addressed specific types of asymmetries,
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as with hypervisor schedulers focused on general purpose processors [27] and potential
asymmetries in processor speeds [44] or on NUMA properties [86]. With the exception
of [65], none of these efforts focus on the functional asymmetry seen in newer platforms. In
comparison, Montage’s approach can be used to deal with a broader range of asymmetries
present in this rapidly evolving hardware space. In essence, Montage provides a framework
for creating asymmetry-aware hypervisors that permit cloud and data center systems to ad-
just to continually and rapidly evolving asymmetric processor hardware. Montage does so
(1) by capturing the asymmetric nature of underlying multi-core platforms – with respect
to both performance and functional hardware properties, (2) by providing resource man-
agement methods that efficiently utilize asymmetric resources for dynamic data center and
utility cloud workloads, and (3) by selectively exposing asymmetries to those guest VMs
that wish to exploit them. Extensions to Montage can explore additional possibilities for
leveraging asymmetry, such as to improve power consumption or meet power caps under
consolidation by turning off idle cores or exploiting deep core idle states.
The remainder of this chapter is organized as follows. Section 5.1 outlines the Mon-
tage architecture and explains the rationale behind the design and its various components.
Section 5.2 describes the kinship model, the major contribution of this dissertation, with
its instantiation implemented in Xen described in Section 5.4. Experimental evaluations
appear in Section 5.5. Related work is described in Section 5.6, followed by conclusions
and future work.
5.1 System Architecture
Montage is a software architecture for hardware platforms that display both performance
as well as functional asymmetries. Montage handles demands from multiple guests by
making decisions based on both, differences in guest characteristics and asymmetries in
hardware. Further, since platforms are still evolving, Montage is designed to address a
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Figure 23: Montage Architecture for asymmetric platforms
Asymmetry-aware hypervisor: is the core of the Montage framework. Asymmetry
awareness involves modifications to recognize asymmetric hardware and to better schedule
VCPUs (virtual CPUs), possibly of different personalities on the cores carrying matching
‘tags’. Guest operating systems or applications need not be changed. The figure shows the
VMM and its management domain, used in hypervisors like Xen or Microsoft’s vHype.
Montage has been implemented and evaluated with Xen (see Section 5.4).
Observations or dynamic monitoring: of VCPU behavior using hardware perfor-
mance counter data can support a smart hypervisor in deducing the phase of computation.
Observation also implies handling instruction faults due to functional asymmetry followed
by improving the VCPU-PCPU mappings (see section 5.4). Dynamic monitoring is a com-
plex area of research and sophisticated details are beyond the scope of this research.
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Asymmetry-aware guest OS with aware hypervisor: is an improvement over the
previous step, because the OS also acknowledges asymmetries by scheduling tasks/threads
on the right kind of VCPUs, as exposed to it by the hypervisor. Hypervisor awareness is still
required in order to properly map VCPUs to PCPUs for all guests in the system. Previous
asymmetry research [50, 53, 65, 91] has considered guest-level scheduling, demonstrating
the utility of various hardware asymmetries and offering useful insights. Our future work
will leverage this by integrating such OS-level functionalities with Montage hypervisor-
level support provided by the Montage framework.
Cooperative platform interactions or hints: can further improve system performance
through a collaboration interface between an aware guest or an administrator and the hyper-
visor. This is because the hypervisor has global knowledge of the hardware platform and
the virtual machines it is managing, while the guest OS is better positioned to understand
application behaviors (e.g., phase changes), current computational characteristics, etc. The
research problem of determining and then using appropriate collaboration channels is dis-
cussed in greater detail in Chapter 6.
While the architecture above is described using a paravirtualized solution, the concepts
presented in this chapter can be adopted by other virtualization solutions or even extended
to OS scheduling.
5.2 Kinship Model for Asymmetric Platforms
Montage addresses hardware asymmetries for shared or single ISA architectures. Specifi-
cally, kinship and kinship-based scheduling consider the broad range of asymmetries shown
in Figure 23 and described below:
Performance asymmetry: covers variations in processing capabilities due to core fre-
quency scaling, differences in-order vs. out-of-order behavior or in internal instruction is-
sue/commit widths, different LLC (last-level cache) sizes, and so on. Irrespective of the
cause of performance asymmetry, the outcome is the difference in performance observed
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for application programs running on different cores.
Functional asymmetry: given the importance of acceleration and variety in workloads,
it is useful to prepare for hardware where some cores on the chip are better customized for
certain tasks than others. We assume the existence of a common subset of ISA on all cores
(shared-ISA) with some cores enhanced by special instructions to support certain classes
of applications. The ‘fault and migrate’ model permits applications to run on such ‘shared
ISA’ cores [65]. In this model, a VM experiences a fault when it uses an ‘unsupported’
instruction, which then causes the hypervisor to re-map the VCPU to a PCPU supporting
the instruction and then continue its execution.
For Montage, then, the scheduling challenge is to correctly associate VCPUs with PC-
PUs so as to minimize the risk of faulting. Performance asymmetry further aggravates this
problem. The following subsection describes the intuition and the general formulation of
our kinship model developed to address above asymmetries. The specific instantiation that
we have used with Xen on our experimental platforms is discussed in Section 5.3.
5.2.1 The Kinship Model
Premise: the goal is to optimize, during any given scheduling period, the VCPU-PCPU
mappings across all VCPUs running on the asymmetric hardware with respect to their cur-
rent runtime characteristics, subject to constraints imposed by VM credits or priorities, or
in short, to match VM personalities to platform components with matching tags.
Therefore, the kinship metric can be defined as “a numerical value computed based on
workload and physical hardware characteristics, in order to find the best match of VCPUs
to PCPUs (not necessarily the fastest), to enable efficient execution and effective utiliza-
tion”. Thus, the kinship computed for every VCPU and PCPU pair in our system is used
to determine suitable VCPU-PCPU mappings within the scheduler. VM credits are used as
tie breakers and to decide the actual running times of VCPUs on their target PCPUs. The
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kinship-based scheduling algorithm runs periodically to update these mappings and ac-
count for differences in workload characteristics, including those caused by phase changes
and/or in platform capabilities. The actual runtime characteristics accounted for depend
on (1) the significance and measurability of their effects on VCPU execution, and (2) the
possible sources of asymmetry present on the platform.
To better explain the kinship metric and kinship-based scheduling, we formulate use-
cases with: (1) benchmarks from the PARSEC suite, (2) hadoop sort, (3) iozone, and (4) an
Intel-published encryption benchmark (we call it AES-bench) used to test the performance
of the new AES [28] instruction added to Intel’s Xeon-family processors.
Use-case1 for performance asymmetry: consider scheduling two virtual machines,
VM1 running ferret, iozone for a file size of 512MB in automatic mode, and VM2 running
streamcluster, freqmine, hadoop-sort of GB-size data and another similar iozone instance.
The target for this use-case is the dual-socket platform shown in Figure 21.a) with one
Xeon and one Atom socket. Of these benchmarks, iozone, freqmine and sorting are mostly
unaffected by the speed and cache size in the Atom processor as shown in Figure 20 in the
introduction.
Use-case2 for functional asymmetry: while compute-intensive VCPUs typically per-
form better on fast cores, scheduling a VCPU on a slower core may be advantageous if
that core offers some special instruction that can heavily speed up the VCPU. Consider
two VMs, VMx intending to run AES-bench with a large data set and dedup on its two
VCPUs, and VMy intending to run AES-bench with a small data set and swaptions on its
two VCPUs. Of these benchmarks, dedup and AES-bench-small are marginally affected by
speed, while swaptions and AES-bench-large suffer significant slowdown on slow cores.
AES-bench, of course, runs faster with AESNI instructions; it experiences great slowdown
if AES is emulated in software. We evaluate this use case on a different asymmetric plat-
form comprised of four Xeon cores across two sockets (2 cores from Socket1 and two from
Socket2). The AESNI instruction is disabled in Socket1, which forces software emulation.
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One out of the two cores from each socket is slowed down to run only at 50% efficiency.
All four cores are shared by the two different VMs.
With these use cases, we can now define the kinship model as well as explain kinship-
based scheduling. The kinship value ascribed to a VCPU,PCPU pair separates performance
from functional hardware asymmetries.
Performance component of kinship - Evp defines the VCPU-PCPU kinship governed
by the presence of performance asymmetry. It is defined as follows:
Evp = g(observed behavior, VM credits, given cpu / mem expectation, current CPU / memory
load)
The first parameter accounts for the observed behavior of a VCPU v on some PCPU p which
for example, could vary at runtime, e.g., across different phases of the workload scheduled
on this VCPU. The VM credits represent the priority or credit assignments made for a
particular VM by the system administrator. An administrator can also specify compute,
cache, memory and/or IO expectations, depending on the VCPU workload. For example,
it is a means to specify whether the workload to be run on a VCPU would be say, cache
intensive vs. cpu intensive. Expectations are currently stated as hints about workload be-
havior, e.g., MOSTLY CPU INTENSIVE or MOSTLY CACHE INTENSIVE, rather than
requiring detailed specifications such as “70% of a CPU clocked at 2GHz”. Their provision
by developers or users is known to be straightforward for high performance applications
that are extensively and repeatedly tuned. It may be difficult to determine them for general
server applications, which is why (1) they are optional hints and (2) they can be determined
online with automated methods, described in more detail in Section 5.4.
Given these parameters for Evp, initially, there is no observed behavior for Use-case1
and hence, Evp is not affected by it for any of the VCPUs. Assuming equal credits for both
VMs, the difference will be visible among the VCPUs with regard to their CPU/memory
expectations. VCPUs running ferret and streamcluster could have hints labeling them as
MOSTLY CPU INTENSIVE. This will lead to a higher value for kinship between those
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VCPUs and the PCPUs with better computational capabilities (i.e., the Xeon cores in this
case). The rest of the VCPUs running freqmine, iozone, and hadoop-sort will get a chance
to use the Xeons only when those cores are not currently used. Else, these workloads will
be scheduled on the Atoms. The outcome is a system in which VMs not only receive com-
putational cycles according to the credits assigned to them, but in addition, their VCPUs
are run in ways that improve the performance of compute intensive VMs, without compro-
mising the performance experienced by others. We note that this scheme differs from the
previous hypervisor-level solutions for asymmetry [44] which instead, give a fair-share of
the fast cores to all VCPUs in proportion of their credits rather than behavior, since such a
scheme will lead to an overall degradation in possible system performance.
Functional component of kinship - Fvp defines the VCPU-PCPU kinship governed by
the presence of functional asymmetry. This factor requires observation at the hypervisor
level, but can also be assisted by collaboration between the guest and VMM scheduler.
Fvp = h(observed behavior, given execution category, cpu capabilities)
The first parameter is an observed behavior that refers to the functioning of a VCPU v on
PCPU p over a moving time window. For example, if a VCPU v0 faulted due to a missing
instruction on PCPU p2, the kinship between v0 and p2 is affected negatively, thus making
it less likely for v0 to be scheduled on p2 in the near future. The moving time window is
used to make it possible for v0 to return to p2, if required by say, performance constraints,
when no faults are seen in a more current time frame. The ‘execution category’ could be
set by an administrator or an aware guest, if workload behavior is known. Categories of
execution (CAT v) can be defined both for VCPUs, depending on the expected workload,
and for PCPUs, depending on the instructions supported. For example, a VCPU that is
going to run a vector application and extensively use Intel’s SSE extensions, can be marked
as such. CPU capabilities are calibrated to indicate whether it is a general purpose CPU,
has some special vector capabilities, and so on.
Considering Use-case2, the two VCPUs running AES-bench will belong to the same
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category, say CRY PTO. The Xeon cores being the targets in this scenario will be marked
as CRY PTO capable if they support the AESNI instructions. Hence, compared to the other
VCPUs, the CRYPTO VCPUs will have a higher functional kinship value for the corre-
sponding CRYPTO PCPUs.
Kinship - expresses how well a certain VCPU matches the capabilities of a PCPU. It is
denoted as Kvp in our equations, and it associates a VCPU v with a PCPU p. Distinguishing
it from the notion of affinity formulated for identical cores, it has both the performance/ef-
ficiency and functional kinship components described above. Kinship components incor-
porate observed system parameters as well as the input a domain might provide regarding
the CPUs it expects, their characteristics, etc. For guests that are not prepared for asym-
metry, suitable values are assumed in the equations we define. Kinship can therefore, be





Revisiting Use-case2, as discussed earlier concerning the functional kinship compo-
nent, the VCPUs running AES workload have higher kinship for the PCPUs supporting
AESNI. Kinship-based scheduling, however, considers both functional and performance
asymmetries. As a result, since the particular platform under consideration also has speed
asymmetry, the performance component of kinship will result in the VCPU running the
large AES data set to have the highest kinship with the fast core supporting AES, whereas
the smaller AES will be scheduled on a core with AES support but only half the perfor-
mance. Further, since swaptions is more compute intensive than dedup, it will have higher
kinship with the faster core. The results of this execution are shown in Section 5.5, in
which we show that kinship-based scheduling is much superior to the asymmetry-unaware,
standard Xen scheduling techniques.
In summary, kinship components are formulated so that they can make use of (1) user
provided hints and/or dynamic runtime observations, and (2) knowledge about platform
configuration, resulting in the composite value Kvp, used for asymmetric scheduling. Fig-






















Figure 24: Kinship values are calculated per VCPU-PCPU pair to help schedule on asym-
metric platforms
kinship-based scheduling makes decisions based on kinship values between the VCPUs of
guest domains and the PCPUs present in the system. The parameters used to calculate
kinship values are either calibrated for the system and supplied by an external source, or
they are populated by the system at runtime. When there is no user input, the model starts
with values that represent the most common behavior; they are updated as VM execution
progresses. This requires active monitoring by the hypervisor/management domain. The
detailed computation of kinship used in our implementation is described in Section 5.3.
5.3 Kinship Calculation
This section presents the equations used to compute the different components of kinship
used in our implementation. They are shown to work with the experiment scenarios in
Section 5.5. As mentioned in Section 5.2, the quantities used to define the functions are
determined by how measurable they are and if they have a quantifiable effect on execution
of a VCPU. Adopting a top-down approach for presenting this specific instantiation of the









where Evp and F
v
p are the performance and functional components of kinship K
v
p as men-
tioned earlier in Section 5.2.1 and Cvp indicates whether VCPU v is allowed to run on PCPU
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p. We classify the asymmetries based on performance vs. functional due to differences in
the way these asymmetries manifest themselves and the effect they have on the workloads.
For instance, a functional asymmetry like the absence of some group of instructions would
cause a VCPU to fault and disrupt its execution, whereas a frequency difference between
cores would simply result in different execution times witnessed by the workload on the
different PCPUs. In response, the kinship model should be able to incorporate such dispar-
ities efficiently. An additional important factor, especially in future large scale many-core
systems, is the ability to limit the group of PCPUs on which a VCPU can be scheduled.
This could be done for various reasons like memory distances, non-uniform cache effects,
latency of communication between various resources as more and more cores get added
and so on. Cv denotes such a permissible set of PCPUs. All the quantities discussed here
are defined per VCPU-PCPU pair. Therefore, unless noted otherwise, we will omit the v
and p indexing in the following equations. Since the VCPUs with highest kinship values
get scheduled first, so as to allocate them to their best matched PCPUs, the kinship value
Kvp can be multiplied by a fairness token which is a token passed around different VMs, in
a round robin order, to boost the holder VM’s priority for fast core access. This can help
us distribute fast core cycles among all VMs, similar to the ideas described in related work
like [44].
Now, each component in Equation 1, at any time t is defined as:
E = wE ∗Et (2a)
F = wF ∗Ft (2b)
C =

0 if p ∈ cpupoolv,
−∞ otherwise
(2c)
or we can express the overall kinship value as a dot product of the weight vector with the
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The weights wE and wF control the effect of each performance and functional asymmetry
component on the overall kinship value. We set them to equal values (i.e., 1) in the experi-
ments presented in Section 5.5. We will now discuss the individual elements of the kinship
component vector shown in Equation 3.
5.3.1 Performance Kinship
Performance kinship is defined to capture elements in the system that can affect the per-
formance achieved by the workloads and the overall system. We have described various
physical and software related effects that can cause performance asymmetry in a platform
in the machine model discussed in Chapter 2. We now show how our kinship implementa-
tion takes into account these various elements of performance asymmetry.
Before we define the equation for Et , we need to express the resources that cause various
asymmetries and the role they play in determining the scheduling of the various VCPUs on
the corresponding PCPUs. Let R be the set of all resources in the system. Let Ri, R j be
subsets of R. Some Ri and R j may have shared resources e.g. {cache,memory, IO, . . .} or
they may have some exclusive resources like {cpu}. And Rx∩Ry 6= /0, in general. This set,
as alluded earlier, is determined by measurable elements of the system. Since the objective
behind our work is to find near-optimal mappings of VCPUs to PCPUs, our definition of
kinship is inclined as such. So we associate all these resources with individual PCPUs in the
system. In other words, Rx in our discussion is the set of resources associated with some
PCPU say p. As said earlier, different PCPUs can have common resources e.g. PCPUs
in one socket share a cache or in current systems, all PCPUs share the memory and IO
subsystems. For simplicity of explanation, lets say we consider the following set Rx of
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resources per PCPU {cpux,cachex,memx, iox} where cpu is the actual processing core,
cache is the last level cache in the socket, mem is the RAM accessible from the PCPU and
io denotes the IO subsystem. It is of course possible to define as many elements in this set
depending on the degrees of asymmetry, like L1 and individual processing units.
Since kinship is expected to incorporate user specified information, observed workload
behavior and load on the resource under consideration at any given time, we define the
following matrices of parameters per resource type being accounted for, in the system. Let
r denote a resource in our resource set R and now on we will typically use it to denote some
resource belonging to a particular PCPU’s resource set r ∈ Rx.
Iv =

icpu 0 0 0
0 icache 0 0
0 0 imem 0
0 0 0 iio

. . . for all resources (4a)
L =

lcpu 0 0 0
0 lcache 0 0
0 0 lmem 0
0 0 0 lio









. . . for all resources (4c)
W =
[
wcpu wcache wmem wio
]
. . . relative importance of resources (4d)
In the above equations, Iv is a matrix representing the intensity at which each v uses each
r; L is a matrix representing the load currently experienced by r due to all other VCPUs
scheduled to use it; Gv is a vector of values computed from given hints about v’s usage of
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r normalized to the minimum capability of all resources of the same type in the system.
Since any VCPU v’s use of a resource rm associated with PCPU p can possibly have an
effect on it’s use of another resource rn associated with p, we use matrices to represent
both I and L. So each row in those matrices contains values reflecting the effect of one
resource’s observed behavior on all others. However, in our calculations, we assume no
such cross effects. For example, when a CPU intensive VCPU runs on some PCPU, we
observe performance counters and conclude that the VCPU is CPU intensive shown by the
value icpu. However, that observation is independent of the observation that will tell us
about it’s cache behavior. Gv is simply a vector instead of a matrix because a user specifies
per resource expectations or hints for each VCPU for now (future work will look at how
user could specify other hints like coordinated execution).
Now, for a given {p,v} pair, we define the performance kinship component, at any time
t, as:
Et =W.Iv.L.Gv (5a)
. . .which computes to
Et =
r∈Rx
∑ wr ∗ Ir ∗Lr ∗Gr
. . .where Rxfor p = {cpu,cache,mem, io} in our equations
. . .OR can be expressed as
Et = wcpu ∗Ecpu +wcache ∗Ecache +wmem ∗Emem +wio ∗Eio
(5b)
The individual elements from Equation (5) are calculated as shown in Equations (6),
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(7), (8) and (9) and explained in the remaining part of this section.
Ecpu = Icpu ∗Lcpu ∗Gcpu . . .For CPU
Icpu = observed cpuness from performance counters
Lcpu =



















Sp = Calibrated speed for p
Smin = Slowest speed ∀p
(6)
In Equation (6), Gcpu is the scaled expectation as calculated above by using the given
expectation for a VCPU, the speed (S) of the PCPU p under consideration, and the mini-
mum across all PCPUs in the system. The Sp value for all PCPUs is calibrated at runtime
using a calibration code since the hypervisor itself has no way of recognizing the kind of
speed differences we are dealing with (micro-architectural, software-calibrated and so on,
which do not show up in a call to CPUID). The calibration code times a loop executing
different operations like addition, subtraction, division and multiplication on a set of vari-
ables, taking care to avoid compiler optimizations (necessary to get as accurate a calibration
as possible). In the above equations Lcpu is the strength coefficient or load factor for the
PCPU. Its computation iterates over all VCPUs attached to the PCPU at the given time and
accounts for the load they have introduced on this PCPU, in order to give the remaining
strength or capacity available for the new VCPU being considered.
If a VM expects a certain level of performance conveyed by some SLA, the hypervisor’s
scheduler cannot ignore these differences across cores. A guest OS is assigned credits to





, called VCPU v’s current credit value, and it scales the credits available
to a VCPU based on the capability of the PCPU p. For example, on a PCPU p2 with a
speed of 3GHz and a minimum PCPU speed in the system of 2GHz, a VCPU with credits
of say, 120 will receive a CC value of 80 on p2. This accounts for the differences in speeds
of the various PCPUs and leads to fairness [62] in PCPU cycles assigned to the VCPUs in
the system. Thus, the EXP values, credit values are all defined with the slowest CPUs or
smallest cache sizes as the base. The CSv value used in calculating CPUloadp incorporates
the current runstate of a VCPU v and is defined as EXPvcpu ∗ runstatev, where runstatev is 0
if v is blocked (which implies that v is not using cycles on p) or 1 if running (which implies
that v is using p cycles proportional to its expectations).
Ecache = Icache ∗Lcache ∗Gcache . . .For cache
Icache = observed cacheness from performance counters
Lcache =













lp = Calibrated cache for p
lmin = Smallest cache ∀p
(7)
Similar to r = cpu from Equation (6), in Equation (7), Gcache is the scaled expectation as
calculated above by using the given expectation for a VCPU, the cache size (l) of the PCPU
p under consideration, and the minimum across all PCPUs in the system. The lp values
for all PCPUs is acquired from the Xen calibration code (differences in cache sizes do get
noticed in the existing hypervisor code). The runstate considered for cpu does not affect the
cache footprint in an obvious way and hence, the CACHEload values just account for the
expected cache usage expectation, if specified, and the observed cache usage intensity [48,
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Equations (8) and (9) are very simplified because quantifying the different ways in
which memory and IO affect workloads is beyond the scope of our current work. Therefore,
we rely on the given hints from the user, as of now, to determine the behavior of the VCPU
showing memory or IO intensity. However, we do characterize a VCPU as IO intensive if
it shows large value of RESOURCE STALLS and characterize it as memory intensive if it
shows a large value of LLC MISSES which are the two counters available on all platforms
we have considered.
In general, as seen from the above equations, the Lr values capture the current load
on a resource. During the course of our evaluation, we realized that it was important to
account for load introduced by VCPUs along all resources while calculating the kinship
value of a new VCPU to the PCPU being considered. Therefore, we have now enhanced
all the Er computations, shown in Equations (6), (7), (8) and (9) to use Loverall which is





. As seen from these equations, the L values
are defined to get mathematically smaller as load increases (e.g. inversely proportional to
cpuness/memness of VCPUs assigned to PCPU p), reducing the overall kinship values in
Equation (5), as desired. For the evaluation presented in Section 5.5, we provide the EXP
values for all VCPUs to indicate their resource expectations.
83
5.3.2 Functional Kinship
With parameters from Equation (2a) defined, we now discuss the definition of Ft from
equation (2b).
Ft = MF ∗FV (10)
MF in equation (10) denotes the match factor between a VCPU v’s expected category
and the PCPU p’s supported categories. The VCPU categories were discussed earlier in
Section 5.2.1. Categories are assigned to PCPUs when their characteristics are being cal-
ibrated. For example, if there are 4 out of say, 8 CPUs in the platform that support SSE
extensions while also supporting all other general purpose instructions, those four can be
marked V ECTOR along with GENERAL. So, different PCPUs can coexist in different
categories or belong to completely disjoint categories like a GPU (which would purely be
V ECTOR) and x86 CPU (which would be GENERAL). This will allow us to accommo-
date disjoint ISA CPUs in the future. In our implementation, these categories are defined
as bitmaps that can be ANDed for quick calculation. Hence, match =CAT v&CATp, as used
in Equation (11a) for calculating MF .
MF =













FV from Equation (10) is the fault value as calculated in Equation (11b). We add up
the observed number of faults when a VCPU faults on a particular PCPU over moving
time window TW . It is possible for a fault to lead to an emulation code which would be
slower but won’t halt the VCPU execution or cause migration. That is taken care of in
the second term of Equation (11b). The variable emulated is a boolean value equal to
either 0 or 1 depending on presence or absence of emulation. If emulated is 1, the negative
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effect of faults is reduced by its presence in inverse proportion to the cost of emulation
(or the slowdown observed). As shown in [65], it can be cost-prohibitive to identify the
instruction that causes a fault and hence, the number of faults are maintained independent
of the category of instruction causing the fault. For example, if a VCPU first faults due
to missing SSE and then due to a missing AESNI [28], it would increment the same fault
counter in that time window despite SSE belonging to the V ECTOR category and AESNI
belonging to CRY PTO.
5.4 System Implementation
This section explains how the Xen credit scheduler [14] is enhanced with an implementa-
tion of the kinship model.
5.4.1 Scheduler Modifications
The Xen scheduler schedules VCPUs from different guest VMs in proportion to their cred-
its in a work conserving manner. While trying to maintain the work conserving property of
the scheduler, VCPU mappings in Montage are guided by the kinship model. For example,
if PCPU p2 has an empty ready queue, whereas p1 has two VCPUs scheduled on it, the
Xen scheduler will try to migrate one of the VCPUs to PCPU p2. However, if the kinship
values between the VCPUs and p1 are higher compared to their kinship values with p2, the
Montage scheduler will prevent the migration. The idleness of p2 is addressed in the next
round of accounting, where re-balancing ensures a more even distribution of loads. The
algorithms used for Montage scheduling are described next.
5.4.1.1 Algorithms
For simplicity of algorithm description, consider that the kinship values between VCPUs
and PCPUs are maintained in a matrix called the kinship matrix KM. Now KM can be used
to make decisions about which VCPU to PCPU assignments. An issue for this approach is
that the core strength/load (Lp) values change whenever some observed value is changed,
85
which in turn leads to an update of the kinship matrix. Further, this can happen while
some VCPU-PCPU mapping is in current use. We avoid this problem by not including L
values in calculating these data structures. Instead, those values are included at the time the
VCPU-PCPU mapping is being calculated. This increases the number of checks required
while making an assignment but keeps the data structures relatively stable once they are
calculated using L = 1.
Kinship algorithms have been implemented using highly optimized data structures and
math operations to reduce the overhead introduced by the incorporation of kinship equa-
tions. We present an overhead evaluation of the scheduler in Section 5.5. Further, in order
to simplify the explanation of these algorithms, we use a notation in which the ready queue
of VCPUs at each PCPU is denoted as p.readyQ, the list of PCPUs ordered based on kin-
ship Kvp per VCPU v as CPUQ
v, and the entire set of VCPUs in the system from all of the
guest VMs as the list GLV .
Assignment of a VCPU to a PCPU – this main scheduling component is described
in Algorithm 3. The algorithm uses the value of kinship consisting of the core strength
(load factor) L, in order to pick the correct PCPU at any given point in time. In the actual
implementation, VCPUs are migrated from the currently assigned PCPU to the new one,
and corresponding updates are made to the relevant data structures.
Algorithm 3: Assigning VCPU to a PCPU at any given time
Input: VCPU v and kinship matrix (KM)
Output: Assignment VCPU-PCPU
foreach PCPU p from CPUQv do
kinship1 = Kvp with actual L;
kinship2 = Kvp+1 with actual L;
if kinship1≥ kinship2 or p last in CPUQv then
Add v to P.readyQ with scaled VM credits for VMM scheduling;
Update all L;
break;
Admitting a VCPU in the system – in order to start a VCPU on as well-matched a
PCPU as possible (this is highly beneficial where large working set sizes are concerned),
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any hints that might have been offered are incorporated based on the considerations shown
in Algorithm 4. So for a new VCPU, kinship values of v with all CPUs in the system are
computed and added to KM. Then the algorithm in Algorithm 3 takes over to schedule the
VCPU on best available PCPU.
Algorithm 4: Admitting a VCPU in the system
Input: New VCPU v and kinship matrix (KM)
Output: Assignment VCPU-PCPU
Calculate Kvp∀p ∈ PCPUs with L = 1;
Add v to GLV ;
Run Algorithm 3;
Accounting and re-scheduling: system configurations change over time, e.g., new
VCPUs are added, old ones removed, priorities change, etc. To maintain updated VCPU-
PCPU mappings, the algorithm shown in Listing 5 is run in every accounting period.
Algorithm 5: Rematching VCPU-PCPU Mappings every accounting period
Input: GLV , p.readyQ∀PCPUs, and KM
Output: VCPU-PCPU mappings ∀VCPUs
if Time for remap then
Assume no load for all PCPUs, maintain other observed values;
Handle pending VCPU migration from system runs; Reevaluate KM;
foreach VCPU v from list GLV do
Run Algorithm 3
The accounting period is chosen on an empirical basis such that the data structures do not
change too often while still maintaining sensible mappings. The current Montage account-
ing period is four times the credit accounting period used by the Xen scheduler. This update
can be triggered sooner if frequent changes are made to VCPU or PCPU (like software fre-
quency scaling) properties.
Observe and modify: an initial version of the observation algorithm monitors certain
performance counters. Algorithm 6 lists the values that trigger changes to the scheduling
data structures.
Additional modifications are necessary to make the Xen scheduler asymmetry-aware.
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Algorithm 6: Monitoring and corresponding modifications
Input: VCPU data structures
foreach PCPU P do
After every VCPU v execution cycle Update working set size for v and P;
Update cpu, cache, mem and io intensity for v;
foreach VCPU v fault on PCPU do
if fault due to functional asymmetry then
Update f aultsTW ;
if emulation and f aultsTW < threshold then




For example, with different generation cores in two sockets of a platform, the VMCS struc-
tures [60] have different formats, but the current Xen code maintains this information as
globals assuming identical formats. Further, we have implemented calibration code to
calculate CPU speed differences, cache variations across sockets, and memory sizes acces-
sible from each core. Calibration also checks for special instructions like the vector SSE
and AESNI support, in order to categorize PCPUs correctly for kinship equations.
5.4.2 Implementation of the Hints Channel
We have implemented the following interfaces to assist users/administrators in specifying
the expected behavior and categories of the VCPUs belonging to some domain:
s e t v c p u c a t e g o r y ( Domain d , Vcpu v , C a t e g o r y c )
s e t v c p u e x p e c t a t i o n ( Domain d , Vcpu v , E x p e c t a t i o n e )
These have been implemented in our current prototype as hypercalls. The category val-
ues belong to a set {GENERAL, VECTOR, CRYPTO, ...}. A VCPU can simultaneously
belong to multiple categories depending on the workload it would run. There are cor-
responding categories defined for the PCPUs as well, as described in Section 5.3, and
they are used to calculate the match value used in Equation (11a). The default cate-
gory for any VCPU is GENERAL and can be updated as desired. The expectations for a
VCPU can belong to the set {VARYING OR UNKNOWN, MOSTLY CPU INTENSIVE,
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MOSTLY CACHE INTENSIVE, MOSTLY IO INTENSIVE, ...} and can be ORed to-
gether. The default value, of course, is VARYING OR UNKNOWN.
We perform offline profiling of the benchmarks to determine the hints that can be pro-
vided to Montage. For example, running spin with vastly different cpu speeds can result
in close to 100% slowdown in performance, while running dedup similarly does not affect
the runtime more than 10%. Hence, spin is an example of MOSTLY CPU INTENSIVE,
while dedup is MOSTLY IO INTENSIVE.
5.4.3 Dynamic Monitoring
There are two parts to the monitoring implemented in Montage. First part observes the be-
havior of VCPUs by counting performance events like OFFCORE REQUESTS, LLC MISSES
and RESOURCE STALLS that indicate a VCPUs bias for the faster or more complex core,
as discussed in [50]. We use similar metrics, however, with an implementation in the hyper-
visor for VCPUs and these counters are measured at each VCPU context switch to attribute
values to the right VCPUs. These counters are used to update the Ir values for use by the
kinship equations. The second part is to maintain the fault count as seen by a VCPU due to
functional asymmetry. We have modified the Xen fault handler to count the faults and mi-
grate the VCPU to a different CPU in the system. A fault lowers the kinship value between
a VCPU-PCPU pair as seen from equations in Section 5.3. These parameters are main-
tained over a moving time window with weights that diminish with age of the parametric
value.
5.5 System Evaluation
The experiments shown in this section evaluate the workings of the kinship model by cre-
ating various asymmetry scenarios. Since multicore-asymmetric hardware is at a nascent
research stage, standard workloads are not available. Therefore, we combine existing ap-




We evaluate the performance of kinship scheduling on multiple machines that exhibit vary-
ing degrees of asymmetry.
SimulatedWM - is a 12-core Intel Xeon 5645 processor-based machine with 12GB
RAM and support for AESNI. It is the platform employed for Usecase2 in Section 5.2.
Performance asymmetries can be created by using one or a combination of (i) duty cycle
changes – using a hypercall that modifies relevant model-specific registers, (ii) changing the
speedstep using Xen’s power management interface, and (iii) modifying the LLC size for
a a set of cores (using Intel-proprietary technologies). We evaluate the functional portion
of the kinship model by turning off the AESNI bit in CPUID, which is how contemporary
software determines the presence of AESNI.
For simplicity, we create speed asymmetries with three CPU speeds, either using changes
in processor duty cyle (100%, 75% and 50%) or speed steppings (2.4GHz, 2.0GHz and
1.6GHz); we refer to these as fast, medium, and slow cores, respectively. For last-level
cache size, proprietary options exist to change it to different values lower than the max-
imum of 12MB. Experiments described herein use 3MB in order to explore a strongly
asymmetric scenario. We refer to the different LLCs as “big” (12MB) and “small” (3MB)
cache. The kinship model is not limited to these configurations, however, since the kin-
ship equations use numerical values for processor speed, cache size, and other hardware
attributes.
E5440-5160 - is a prototype dual-socket platform with socket0 consisting of four Intel
Xeon E5440 cores @ 2.83GHz, 6MB LLC and socket1 with two Intel Xeon 5160 cores @
3GHz, 4MB LLC. All cores share the 2GB RAM and remaining resources on the platform.
This platform provides a more subtle form of asymmetry due to above properties.
Xeon-Atom - is an experimental 2-socket prototype system containing a Xeon X5450
with 6MB LLC and an Atom 330 with 512KB cache. This combination platform, shown
in Figure 21.a, has both sockets sharing a 14GB main memory and other resources. The
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platform provides a very drastic set of asymmetry combinations.
Software - All machines run the latest Xen-4.0 testing source with Linux 2.6.32.41-
pvops kernel as Dom0. We used HVM guests running Fedora 12 on SimulatedWM and
Fedora 12 paravirtualized guests on the remaining machines due to reasons discussed in
Section 5.5.5. The hypervisor code and BIOS are modified to enable booting with hardware
asymmetries, as required.
5.5.2 Benchmarks
A wide range of workloads offers different resource affinities (e.g., compute intensive,
cache intensive, IO intensive). A combination of benchmarks from the SPEC CPU2006 [36]
suite, PARSEC suite, hadoop-sort, hadoop-wordcount, and IOZone, are used to create VMs
that run representative application scenarios. We use the Intel AESNI sample library im-
plementation [39], which compares Dr. Brian Gladman’s AES performance with that of
the AESNI optimized library to evaluate AESNI asymmetry (AESbench). In addition, we
use the following microbenchmarks: (i) ExtremeLoop (or Spin) - this is a simple and ex-
tremely predictable loop benchmark, and (ii) CacheBuster - it reads or writes elements of a
byte array in a random order for a given number of iterations, using algorithms that stress
the cache in various configurable ways.
5.5.3 Experimental Methodology
Microbenchmarks are used to establish correct and predictable scheduling behavior for our
kinship equations. Additional application workloads evaluate the performance of kinship
scheduling in more complex scenarios. These experiments use scenarios that represent the
workload mixes witnessed in conventional cloud and data-center systems.
Evaluations launch a given number of VMs m times and average the time spent, with
workloads running within VMs for n times to obtain an average of the metric measured. For
the experiments performed, we also present a comparison of the average VM running time
for each launch, which is the time spent in running the n instances of workloads for one
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launch and the deviation seen. We measure floor and ceiling numbers, wherever possible.
These give the worst and best results in an experiment scenario as predicted by say, an
oracle that is experimentally (but not provably) optimal. In order to gather these floor and
ceiling numbers, we use prior knowledge about the execution pattern of a benchmark on
asymmetric components and then pin the VCPUs executing those benchmarks to achieve
the best mapping as understood from the static profiling. However, since this mapping is
static throughout the course of the experiment, it is likely that the ceiling, for certain cases,
might not really show the best performance because it could not migrate some VCPU to
the fastest idling PCPU. In contrast, Montage and Xen schedulers would actually perform
such migrations in an effort to conserve work (e.g. a fast PCPU could be idling between
two consecutive runs of a CPU intensive benchmark). Also, these mappings are across the
entire scenario and not at an individual benchmark level. So for example, what is good
for an IO intensive benchmark might not be what floor and ceiling achieve. Additionally,
since the focus of this chapter is on hypervisor-level scheduling, we pin the benchmarks to
guest VCPUs. This helps factor out perturbation due to varying scheduling decisions made
by the OS that could disturb the evaluation of the VMM scheduler in the absence of an
asymmetry-aware guest OS.
5.5.4 Evaluation
We evaluate the Montage kinship scheduler along different dimensions using the bench-
marks and testbed described above, combining them in manners interesting to highlight the
various aspects of kinship scheduling.
5.5.4.1 Performance asymmetric scenarios
PCPU speed asymmetry: Table 3 shows the different configurations used to evaluate CPU
speed asymmetry. Figures 25 and 26 show the performance comparison between Montage
and Regular Xen on SimulatedWM platform.
Speed1 creates a scenario with a media-processing type of VM and a data-mining type
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Table 3: PCPU speed and cache asymmetry configurations for SimulatedWM (12core,
12MBLLC, 12GB memory
Name Benchmarks PCPU Configuration Dom0
(VCPU-wise) 〈# f ast,#medium,#slow〉 cores
Speed1 VM1-Media 〈2,2,2〉 6
〈povray,h264re f ,streamcluster,vips〉
VM2-DataMining 〈 f reqmine,dedup〉
SpeedShare1 VM1-Media





Speedcache1 VM1 - 1 spin, 1 cachebuster(small) 〈2,0,2〉 8
VM2 - 1 spin, 1 cachebuster(large)
of VM, using corresponding benchmarks from SPEC and PARSEC. These benchmarks
vary in their degree of CPU sensitivity and hence, show less vs. more performance varia-
tion when run on asymmetric cores. As seen from Figure 25.a), Montage takes about 30%
less time for VM1 compared to Regular Xen to complete the entire experiment run, with-
out hurting VM2’s performance. It shows highly stable behavior compared to Xen because
of its recognition of asymmetry and the predictability of the model that governs schedul-
ing decisions. Further, as seen from Figures 25.b) and c), Montage does well for most
benchmarks. Vips and dedup see some performance degradation because they are always
executed on the two small CPUs, unless big and medium are free from running the more
intensive workloads. Regular Xen on the other hand, schedules workloads without any











































































































a) Total time comparison b) VM1 benchmarks c) VM2 benchmarks
Figure 25: Total time and per-benchmark results for Speed1
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Figure 26 shows scheduling performance in the presence of cpu speed asymmetry when
the system is oversubscribed, using standard benchmarks. We run two media VMs with
benchmarks as shown in Table 3. As seen from the graphs, Montage on average performs



































































a) VM1 benchmarks b) VM2 benchmarks
Figure 26: Per-benchmark results for SpeedShare1
PCPU speed + cache size asymmetry: Next, we add the last level cache size asymmetry
dimension to our evaluation. Table 3 shows the configuration Speedcache1 used to evaluate
CPU speed and socket cache size asymmetry. Figures 27 shows the performance compari-
son between Montage and Regular Xen. A more generic example with real benchmarks is
also evaluated next.
The small cachebuster instance fits just within the 3MB (small) LLC, while the large
instance can just fit within the 12MB cache. Figures 27.a)-c) indicate extremely good per-
formance and very low standard deviation for Montage, whereas the absence of asymmetry
awareness again hurts Regular Xen. Regular Xen, however, does not show as bad a per-
formance as indicated by the floor numbers because of its work conserving nature. The
deviation can be attributed to the fact that every possible schedule for the given VCPUs
on the available set of PCPUs is equally likely, and that implies Xen can witness variable





























































































































a) Total time comparison b) VM1 benchmarks c) VM2 benchmarks
Figure 27: Total time and per-benchmark results for Speedcache1
5.5.4.2 Performance with portability
Usecase1 performance on all three platforms: Earlier, in Section 5.2, we used two use-
cases to illustrate the intuition behind and definition of kinship. It involved two VMs, VM1
running ferret and IOzone-512M on 2VCPUs and VM2 running streamcluster, freqmine,
sort-1G and IOzone-512M on 4VCPUs respectively. Of these, ferret and streamcluster are
compute intensive, freqmine and sort-1G are memory intensive while IOzone is disk inten-
sive. We now evaluate this scenario on all of our platform to demonstrate (1) performance
improvement achieved on all platforms compared to asymmetry-unaware Xen hypervisor,
(2) general applicability of kinship-based scheduling across a wide range of asymmetries
and their combinations, and (3) portability of kinship based implementation on shared-ISA
machines.
Figure 28 shows the results of performance comparison between Montage scheduler
and Xen scheduler. As we can see, appropriate scheduling of workloads on all machines
leads to a definite performance improvement for MontageXen compared to RegularXen
on all platforms. On Xeon-Atom, where the VMs have 2 Xeon and 2 Atoms available to
share, MontageXen shows low variability and an overall VM performance improvement of
6% and 12% respectively compared to RegularXen. MontageXen is comparable to the ceil-
ing numbers shown in the figures. Compute intensive benchmarks like ferret and stream-
cluster see a stark performance difference from better mappings performed with kinship





































































































































a) Total time comparison b) VM1 benchmarks c) VM2 benchmarks







































































































































a) Total time comparison b) VM1 benchmarks c) VM2 benchmarks
On E5440-5160 platform (subtler asymmetry)
Figure 28: Total time and per-benchmark results for Usecase1 from Section 5.2
less striking. However, the results show low variation and better overall performance. The
Dom0 in VCPUs in this case share all 6 PCPUs with the two VMs. Montage sees similar
performance benefits even on SimulatedWM platform too.
5.5.4.3 Efficiently addressing functional asymmetry
PCPU speed + AESNI functional asymmetry: we evaluate Usecase2 from Section 5.2 for
the functioning of the kinship equations in the presence of functional asymmetry. As ex-
plained there, we choose the AESNI instructions on Xeon processors for this purpose. The
configuration created is shown in Table 4. The AESNI benchmark allows us to choose the
number of blocks and loops. We keep the number of blocks constant, but vary the loops
for big vs. small AES instances. The benchmark checks if a CPU supports AESNI using
CPUID. If it does, then the hardware version of AES is executed, else the software version
is chosen. The software version is comparatively much slower than the hardware counter-
part, as expected. We use the AES-CTR encryption with a 128-bit key in this example.
Figures 29.a)-c) compare Montage and Regular Xen and demonstrate the performance
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Table 4: PCPU Speed + AESNI Asymmetry Configuration
Name Benchmarks PCPU Configuration Dom0
(VCPU-wise) 〈# f ast,#medium,#slow〉 cores
SpeedAes VM2 - 1 AES (large), 1 dedup 〈2,0,2〉 8
VM1 - 1 AES (small), 1 swap-
tions
advantages derived from the awareness of functional asymmetry in Montage. While the
work-conserving nature of Xen is quite useful in improving performance, there is a really
high deviation witnessed by Xen due to occasional execution of the aesenc-large instance
on a non-AES supporting CPU leading to a 2X performance improvement seen by Montage
for VM1. The predictability of scheduling in Montage in the absence of over-subscription


























































































































Benchmarks (in order from VCPU(0-n))
Scheduling scheme’s performance
MontageXen RegularXen
a) Total time comparison b) VM1 benchmarks c) VM2 benchmarks
Figure 29: Total time and per-benchmark results for SpeedAES
5.5.4.4 Stability analysis
All the previous results show vary low standard deviation for MontageXen. Now in order
to evaluate how kinship scheduling reacts when a stable state is perturbed, we perform the
following experiment. We run VM1 with six workloads (ferret, streamcluster, freqmine,
sort-500M, iozone-64M, iozone-64M) on the Xeon-Atom platform for about 2600sec. The
PARSEC workloads here use their simlarge dataset. These benchmarks are launched re-
peatedly in a loop until the VM is alive. Its important to note that, of these benchmarks,
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the first two are compute intensive, next two are memory intensive and last two are IO in-
tensive. After 400sec of VM1 execution, we introduce VM2 with two compute intensive
(blackscholes, swaptions) with native dataset, a cache intensive hadoop wordcount-150M
and another sort-1G. This VM is run for about 800secs, then just VM1 for 600sec, again
followed by another VM running (canneal, dedup, freqmine with native dataset and iozone-
64M). The VMs introduced to perturb affect different benchmarks in VM1 due to the nature
of their benchmarks. Figure 30 shows the time chart as seen from benchmarks in VM1 dur-
ing this experiment. The points represent midpoint of the start and end times of one run
of any benchmark. The numerical values to the right indicate the number of times each
benchmark managed to complete a run during VM1 lifetime. MX is MontageXen and RX
is regular Xen.





























Figure 30: Kinship scheduling (MX) results in more predictable and regular domain runs
compared to RegularXen (RX) even when perturbed occasionally
The figure clearly indicates how the smoothness of execution with Montage (due to its
appropriate mapping of workloads to suitable PCPU type) and stability of kinship equations
results in greater overall work done by VM1 by launching the benchmarks more number
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of times than RegularXen. The pattern also indicates an even spacing out of workloads
in the presence and absence of perturbance. The behavior of IO workloads is slightly
less predictable due to other factors like disk and Dom0 IO handling limitations coming
into play. But the compute and memory intensive benchmarks execute with a much better
performance in Montage.
5.5.4.5 Scalability analysis
Next, we evaluate the overhead introduced by the additional computation for kinship, in
different portions of the hypervisor code on the SimulatedWM platform. The overhead
of VM creation and destruction remains within 14-24µsecs irrespective of the existing
number of VMs in the system. VCPU creation and destruction costs 3-8µsecs. The cost
of assigning a VCPU to a PCPU varies between 1.5-8µsecs for PCPUs between 4 to 12.
Thus, most functions show very little overhead. However, the most important component
of kinship scheduling is the rematching algorithm, Algorithm 5 that runs periodically to
revises VCPU-PCPU mappings based on change in number of VCPUs or updates to the
kinship parameters occurring due to observations or change in platform characteristics.
Figure 31 shows the behavior with increasing numbers of VCPUs at different number of
PCPUs in the SimulatedWM system.
As seen from Figure 31, this function increasingly adds to the overhead as the number
of VCPUs or PCPUs increase. However, reassignment is carried out at most once every
four Xen accounting cycles (so 120msecs) and hence, even with 180µsecs overhead at 48
VCPUs and 12 PCPUs, it is less than 1% of the accounting cycle time. The graph also
indicates that VCPU count becomes the dominating factor at higher values VCPUs.
Now consider the fault-and-migrate case where a sVCPU from some VM runs on a core
that does not support the full x86 ISA. This results in a fault when an unsupported instruc-
tion is executed, and the hypervisor then schedules the sVCPU onto a different core (one



































Figure 31: VCPU-PCPU rematching overhead
actions occur outside the regular scheduling interval used by the hypervisor or OS and thus,
must be highly efficient in order to cope with VMs that frequently use diverse sets of un-
supported instructions. We have evaluated the overhead for such faulting on unsupported
instructions to be 20µsec as measured from user level, and average VCPU migration cost
in Xen is measured to be 495nsec. The fault handler simply updates the fault count for the
VCPU-PCPU pair and does not cause any kinship modification within the handler. Those
are handled at the next rematch.
5.5.4.6 Parametric knobs for kinship and learning from observations
Equation (3) shows the weights that can be used to modify the effect that each kinship
component can have on the overall kinship value. Section 5.4 talks about how we can ob-
serve faults and migrate a VCPU to handle functional asymmetry. As seen from Equation
(11), the functional component of kinship between some VCPU and PCPU pair becomes
increasingly negative as the fault count increases. At some point, the functional compo-
nent becomes negative enough to offset any positive value from the performance kinship
component due to other resource matches. That’s when the VCPU is scheduled on other
PCPUs. Since it’s a moving time window, the VCPU may eventually get migrated back to
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the same PCPU if other factors permit.
We execute two VMs with two VCPUs each on the E5440-5160 platform to evaluate
the effect of weight and functional kinship. VM1 runs f erret and sse mat on its VCPUs
while VM2 runs streamcluster and sse mat. sse mat is a microbenchmark that repeat-
edly runs SSE4.1 based matrix multiplication on really small matrices. Both f erret and
streamcluster are more CPU and cache intensive than the sse mat instances. We allow the
four VCPUs to run on any of the two 5160 cores that do not support SSE4.1 as well as two
out of the four E5440 cores that do support SSE4.1. We do not indicate any category expec-
tations for the VCPUs. Hence Montage initially picks the two benchmarks from PARSEC,
f erret and streamcluster to run on the E5440 cores due to their higher speed factor and
larger LLCs. This leaves the 5160 cores, without the SSE4.1 support, for the two instances
of sse mat microbenchmark. This will obviously lead to faults since the benchmark expects
SSE4.1. Montage maintains this fault count before migrating the VCPUs. However, the

































Effect of functional asymmetry weight
Figure 32: MontageXen migrates a faulting VCPU from the corresponding PCPU and its
reactiveness can be modified through the weight assigned to functional portion of kinship
Figure 32 shows the effect of modifying the kinship weights on the maximum fault
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count seen by VCPU running our SSE microbenchmark. The fault count in this example
reaches a high value before the VCPU is permanently migrated due to the performance
kinship match which requires a larger negative value to offset the effect. This behavior
can be changed using a fault threshold that leads to the VCPU classification as a VECTOR
VCPU which will affect the match factor defined in Section 5.3 in Equation (11). The
migration is also affected because the other VCPUs, with higher kinship values, get to
choose their PCPUs before the VCPUs running the SSE microbenchmarks.
5.5.5 Discussion
Performance: as seen from the evaluation above, kinship-based scheduling performs ef-
ficiently on asymmetric platforms, with low standard deviation for application runtimes.
The stable nature of scheduling can be of extreme importance in HPC environments, de-
spite a current lack of support for sophisticated runtime observation. The kinship equations
enable a dynamic scheduling environment for current and future asymmetric platforms due
to their explicit incorporation of various asymmetry parameters. The flexibility of being
able to incorporate different parameters is important due to the evolving nature of asym-
metric platforms. As monitoring becomes finer grained, this model will also adapt well to
applications running in a cloud environment, even without hints.
Implementation challenges: are presented by the different generation cores possibly sup-
porting different revisions of instructions, for example, we had to modify Xen to boot on
the E5440-5160 platform since the two sockets supported different revisions of the VM
control structure (VMCS) introduced by VT-x support on the Intel cores. In order to use
HVM guests on this platform, we could have had to read and write VMCS each time a
VCPU was migrated from one generation core to the other, in software. This would have
led to additional overhead. We did not evaluate this overhead or implement this migration,
because it can be safely assumed that Intel would provide hardware or micro-architecture
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conversion to support asymmetric migration if such platforms were manufactured as main-
stream products.
Guest scheduling: the consideration of guest scheduling is out of scope for this research,
and we avoid the issue because in experiments, application threads are pinned to VCPUs.
However, it is important to consider the ramifications of guest scheduling on the hypervisor
scheduler. For instance, a smart guest using the collaboration/hint interface could provide
hints to the hypervisor and help it switch VCPU-PCPU mappings based on the kinds of
workloads about which it is aware. In fact, such a guest itself could understand asymmetries
and try to schedule threads on the right kind of cores. In the absence of such guests, we have
to rely on observation to detect phase changes introduced by thread scheduling. With better
observation capabilities, kinship scheduling will more easily adapt to new characteristics
of VCPUs.
Fairness: the kinship equations have a fairness token that can be circulated between VMs
to ensure higher kinship values for fast CPUs for the VM holding the token. But, we disable
this token for our evaluation since we want to highlight the matching of VCPUs to PCPUs
based on workload characteristics.
Hints vs. observation: what if the hint given for a VCPU is wrong, especially when you
can observe? Such cases could be handled by setting up a monitoring and feedback loop
to correct observed behavior of workloads, which is also beyond the scope of this disserta-
tion. Kinship equations assume the correctness of hints, and discrepancies observed can be
reported to a module outside the performance critical scheduling code.
5.6 Related Work
Complementary OS research. Several research efforts have made operating systems
asymmetry aware. Asymmetry aware OS scheduling is complementary to kinship-based
hypervisor scheduling: it will likely further enhance performance by scheduling ‘smartly’
at the guest level. Efforts like [53] have focused on processor speed asymmetry, arguing
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for fewer big cores and more small cores in the same die area to support high throughput
in the system and for accelerating serial phases of parallel applications. In a similar vein,
Saez et. al evaluate a comprehensive scheduler [91] that employs efficiency specialization
by mapping CPU intensive tasks to complex cores by techniques that involve measuring
LLC misses and thread level parallelism (parallelism-aware). The idea is to map highly
parallel phases to a larger number of small cores but move bottleneck serial phases to the
fast core. Previous work [92] also evaluates the use of application signatures, with infor-
mation like memory intensity, to assist in matching threads to fast vs. slow cores. [63]
explores different policies like fastest-core first, as well as NUMA-aware load balancing
for better utilization of fast cores in a fair manner. [58] proposes longest job and critical
job to a fast processor first policies. Finally, in [65], the authors offer another fair-share
policy, called DWRR, for transparent execution and fair sharing of overlapping or shared-
ISA asymmetric systems. However, rather than considering threads to be uniform, kinship
directly addresses workload diversity while performing the mapping to underlying plat-
form resources. Finally, while all of these efforts explore pertinent issues with respect
to asymmetric systems, they consider only weak forms of performance asymmetry, typi-
cally focused on parallel applications or other application components that expect their fair
shares of fast cores.
‘Bias’ [50] is a new metric that enables measurement of application affinity towards fast
cores even in the presence of micro-architectural diversity. That work evaluates a stronger
form of performance asymmetry, and we use their ideas to add observation capabilities to
the Montage hypervisor. However, the kinship metric, coupled with the fault-and-migrate
model used in this chapter, supports a larger range of asymmetries and can be easily adapted
to an evolving spectrum of asymmetric systems.
Hypervisor asymmetry research. The asymmetry-aware scheduler in [44] for hyper-
visors addresses CPU speed asymmetry and implements fair sharing of fast cores among
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VMs, occupying fast cores first when performance is the top concern and prioritizing ac-
cess to rare fast cores based on VM priorities. While this is the a step towards making
hypervisors asymmetry-aware, that work does not consider asymmetry in workloads – a
prime motivation behind such platforms. It also does not consider other forms of platform
asymmetries like asymmetry in cache sizes or functional units. At the same time, with
kinship scheduling, fast cores will also be occupied before slow ones, depending on work-
load demand, and when all workloads are alike, kinship scheduling behaves like AASH.
Kwon et.al. proceed a step further by adding an asymmetry-aware ‘active’ Xen sched-
uler [56] that can monitor VCPU behavior to correctly match VCPUs to the underlying
speed-asymmetric platform. Compared to these efforts, Montage kinship-based schedul-
ing provides a general framework easily adapted to different platform asymmetries and
configurations.
Helpful techniques. Differences in contentiousness vs. sensitivity of applications are
expressed by a set of equations presented in [102] and validated with experimentation that
provides methods to measure indicators to classify applications in order to mitigate memory
resource contention. Similarly useful for monitoring support to be added to Montage are
the methods in [48]. The symbiotic execution of multiple layers in the software stack in
[31, 66] would of course, further enhance convergence to some preferred state, given that
different layers will be able to work with more information than otherwise.
5.7 Conclusions and Future Work
Montage is a framework for managing the resources of asymmetric multicore platforms.
Its kinship model extends the hypervisor with the first complete representation to address
both performance and functional asymmetry, in a manner extensible to a wide variety of
asymmetric platforms. The model is evaluated with a wide spectrum of asymmetries and
workloads able to exploit such asymmetries. The version of Montage realized in the Xen
hypervisor enhances Xen’s credit based scheduling with the kinship equations described in
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the chapter. As shown in the evaluation, the kinship scheduler is superior to the existing
Xen scheduler, for a substantial range of platform asymmetries and usage scenarios. The
kinship model lays the foundation for more sophisticated research in dynamic asymmetric
scheduling.
Thesis discussion: Through Montage, we have shown how it helps to clearly identify
the personality change in a virtual machine and schedule it to match the type of core that
it can run well on. As we have observed in case of the Pegasus model, personalities are
fixed and do not change unless we use binary code rewriting or recompilation—currently
not under hypervisor control. However, personalities in Montage are more fluid and tech-
niques like fault-migrate or fault-emulate, also discussed in Chapter 3, can enable a runtime
personality change. As seen from our experimental evaluation, kinship equations smoothly
handle such personality differences and the scheduling logic always tries to match the best
type of core for all VCPUs or sVCPUs in the system. We reiterate the importance of
recognizing the ISA differences and considering workload characteristics while making
system-wide scheduling decisions in order to achieve both, platform utilization and work-
load performance goals.
Future work: There are several research challenges in tuning the kinship computation
itself. It was beyond the scope of this work to evaluate the effect of the various weight
vectors used in the kinship model. However, they can offer very powerful tunables for
adapting the behavior of kinship scheduling to meet diverse or even dynamically varying
system goals. For example, increasing the weight of the functional component of kinship
could make it more sensitive to instruction fault and it might even result in the replace-
ment of a compute bound VCPU from a compute intensive PCPU if that was the only
suitable option for the faulting VCPU. Another very intriguing dimension is that of self
learning kinship models. While we have focused on individual kinship parameters that
could change with changing workload phases or platform asymmetries, it is conceivable
that the model (basically the set of equations) could themselves be adaptable. A simple
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way to do this is to implement kinship equations aimed at achieving different system goals
in separate resource scheduling domains and switching VCPU from one domain to another
based on its changing expectations. Another way for these equations to adapt is by way
of dynamic weight-vector changes that could be triggered by different events in the system
like performance degradation due to increased number of instruction faults could lead to
increase in the weight of the functional kinship component.
Our ongoing research is implementing methods to enhance the dynamic characteriza-
tion of workload behavior, in order to provide sophisticated, runtime input for certain pa-
rameters included in the kinship equations. The goal is to accurately detect phase changes
in workloads and hence, enable consequent re-mappings of VCPUs to PCPUs. This could
in fact benefit from history-based predictions and machine learning algorithms that could
use input from performance counters and past values to predict the phase changes. Future
research should evaluate the approach with asymmetry-aware guest operating systems and
with more sophisticated hint-channels, perhaps even allowing guest VMs to explicitly state
their current requirements. It should also consider extensions to the kinship model that
deal with entirely non-overlapping ISAs, as with x86 vs. graphics processors, by expand-
ing on the functional component of kinship. In the Montage evaluation, we have focused
on achieving high performance for the workloads. However, this goal could be changed
to other system goals like achieving low power. The equations would then have to be
adapted as such. Also of interest are scalable algorithms for mapping VCPUs to PCPUs,
for future multicores in which the number of PCPUs could be in the 100s and the number
of VCPUs could be in the 1000s. The complexity of the current rematching algorithm is
proportional to the number of VCPUs and PCPUs in the system and all kinship values are
recomputed each time this algorithm is executed. However, it might be possible to cal-
culate and accommodate only those kinship values that have changed parameter values.
Scalability could also be achieved by introducing hierarchical solutions in which VCPUs
are passed through multiple kinship-based schedulers. The cpupool component of kinship
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can be instrumental in defining allowable PCPU zones for the VCPUs based on say differ-
ent coherence domains. This could restrict the complexity along the PCPU dimension and
make the computations faster.
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CHAPTER VI
ATTAINING SYSTEM PERFORMANCE POINTS: REVISITING
THE END-TO-END ARGUMENT IN SYSTEM DESIGN FOR
HETEROGENEOUS MANY-CORE SYSTEMS
While existing and upcoming management methods routinely leverage system-level in-
formation available to the hypervisor about current and global platform state, we argue
that, for future systems, there will be an increased necessity for additional information
about applications and their needs. The Montage architecture specifically incorporated
user-provided information about workloads in the scheduling formulation. Its evaluation
highlighted the benefits that could be achieved from the simplest form of hints like VCPU
execution category or CPU expectations. This chapter considers ‘performance points’ as
a general interface between the virtualization system and higher layers like the guest op-
erating systems that run application workloads. Building on concrete examples from past
work on APIs with which applications can inform systems of phase or workload changes
and conversely, with which systems can indicate to applications desired changes in power
consumption, we first define and then show how performance points are an effective way
to better exploit asymmetries and gain the power/performance improvements promised by
heterogeneous multicore systems.
Large-scale applications driving heterogeneous hardware developments go beyond sin-
gle parallel programs to include complex codes that require multiple forms of processing,
ranging from network-centric servers running ‘front matter’ code as in web servers, to
application servers carrying out computationally expensive tasks that prepare and process
content, to data-intensive backend services interacting with storage. An interesting ex-
ample is a web application with strict latency requirements, like the financial code we will
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describe in Section 6.1 of this chapter. This code has transactional components that interact
with clients and process input data, computationally intensive components that determine
new option prices and in addition, encrypt data before returning it, and logging compo-
nents that interact with storage. Its processing requirements include rapid data aggregation
and transmission, intensive scalar and vector computation, and specialized processing like
that needed for encryption. Its degree of parallelism depends on the number of clients
and options being processed, and its workload is dynamic due to client load variations.
Such varied requirements make codes like these excellent candidates for heterogeneous
platforms that promise improvements in the power-to-performance ratios seen by service
providers and end users, and this is even more so the case under conditions of workload
and server consolidation in data center systems.
Extensive ongoing research and development are aimed at realizing the potentially su-
perior power/performance properties offered by upcoming heterogeneous platforms. Source
codes and libraries are being rewritten to take advantage of accelerator chips, as evidenced
by coding efforts involving the CUDA and OpenCL runtimes and APIs exported by GPUs
[104, 23]. Tool chain developers are creating methods by which to identify application
components suitable for acceleration, with early work focused on graphics codes and more
recent work addressing vectorizable and high performance codes [100, 88]. Such efforts
are supported by runtimes that offer essential functionality for creating efficient application
codes able to leverage diverse underlying accelerator architectures: (1) they provide porta-
bility through intermediate program representations that can be translated to efficient codes
for specific target accelerators [17], such as the PTX assembly used by the CUDA runtime
[77], and (2) they can act as runtime agents able to gather information about application
performance on target processors, determined by dynamic factors that include input or data
sizes, the frequency of interactions between accelerated vs. scalar computations, latency
vs. throughput requirements, and others [19, 18]. Finally, there has been substantial work
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on system-level methods that manage the resources presented by asymmetric [64] or het-
erogeneous [30] platforms. This includes methods focused on certain platform properties,
such as their parallel nature coupled with NUMA memory or NUCA cache architectures
[26, 91] and methods concerned with efficiently scheduling the different types of proces-
sors present on such platforms [68, 64, 91, 50].
The ongoing work mentioned above indicates the benefits of involving the entire soft-
ware stack—from application codes, to compilers and libraries, to runtimes, to operating
systems—when meeting the service demands of applications with heterogeneous underly-
ing platform resources. For example, we note that for CUDA codes, compilers are able to
determine the code components suitable for execution on accelerators [100], but they lack
information about actual input sizes, execution frequencies, or performance effects due to
different ways in which multiple codes are sequenced and/or share accelerator resources.
In addition, while there is proven value in using both accelerator and scalar cores when run-
ning parallel applications [68], decisions as to where which codes are run will depend on
current workloads and resource availability. Further, a runtime decision to run say a PTX
code on a scalar core requires toolchain use for just-in-time code generation. Finally, for
parallel applications that exhibit phase behavior, there may be may be different degrees of
parallelism in different phases. Application runtimes can recognize such behavior and can
share information about the needs of future phases with system-level resource management
[19, 89].
The important lesson and the key insight derived from past work and driving our re-
search is that in order to most efficiently utilize heterogeneous platforms, there should be
transparency—not opacity—between the different levels of abstraction present in modern
systems, including applications, toolchains, runtimes, systems, and hardware. Specifically,
there should be ways for applications and runtimes to inform systems about known or
inferred needs and requirements [51, 87, 73, 54], and there should be platform-provided in-
formation which systems can use to better manage platform resources. Common methods
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concerning the latter are the runtime use of hardware performance counters or system-level
monitoring methods [61] and similar arguments can be made about runtime information
provided to toolchains in order to fuse or merge fine-grained parallel computations into
larger units better suited for execution on platform cores or caches [29].
System virtualization contributes to the need for transparency and information ex-
change across levels of abstraction. This is because when virtualized, guest operating
systems embedded in virtual machines (VMs) cease to have complete control over the
actual hardware platforms on which they run, being restricted to work with the virtual plat-
forms exposed by hypervisors or virtual machine monitors (VMMs). Guest VMs, however,
have internal methods that actively manage underlying resources, such as CPU scheduling,
memory usage (e.g., NUMA memory-aware operating systems), disk scheduling, network
usage, and resource management for improved energy efficiency. It is important, therefore,
to present to guests and applications the heterogeneous platforms with exactly the charac-
teristics they expect to see, and conversely, to enable the management methods resident at
different levels of abstraction to operate ‘symbiotically’ and jointly to gain desired perfor-
mance goals [59]. The need for and usefulness of such information sharing and interaction
has been demonstrated for broad classes of systems and application domains, including in
[86, 73, 59, 51, 46], with one intuition being that resource management methods running
at different system levels have differing purposes, such as VMM-level resource manage-
ment concerned with platform-level properties like achieving high platform utilization vs.
VM-level management focused on meeting the demands of applications run in each VM.
The traditional ‘end-to-end’ argument, classic design principle proposed by Saltzer et.
al. [93] for networking and later adopted by many other system designs, suggests that: “The
function in question can completely and correctly be implemented only with the knowledge
and help of the application standing at the end points of the communication system. There-
fore, providing that questioned function as a feature of the communication system itself
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is not possible. (Sometimes an incomplete version of the function provided by the com-
munication system may be useful as a performance enhancement.)” Or in other words the
principle, called the end-to-end argument, suggests that functions placed at low levels of a
system may be redundant or of little value when compared with the cost of providing them
at that low level. In summary, this chapter states and motivates the following, somewhat
contrasting ‘end-to-end’ argument for heterogeneous system design: “for future heteroge-
neous platforms, obtaining high levels of efficiency measured with needs-centric applica-
tion metrics and system-centric metrics like utilization/performance, requires cross-layer
interfaces that support rich, online methods for behavior understanding and management.”
Given this argument, the abstraction we introduce for these purposes is that of Perfor-
mance Points, which can be thought of as a tuple of 〈GoalSet(G),DataSet(D),Conduit(C)〉
where
• the Goal Set derives its parallel from ‘set points’ [22] in control theory defining
desired performance metrics,
• the Data Set consists of data or information associated with achieving a particular
Goal in G, and
• the Conduit is the passage or channel that implements the interfaces between different
levels of abstraction for exchange of information in D.
In our abstraction of performance points, G can range from being a value for some
parameter, e.g., expected throughput, to utility functions provided for use by system-level
management [16], to a threshold on some metric (e.g., maximum permissible latency),
to the empty set where the goal is not definable. D consists of data exchanged between
layers in order to reach some goal or to simply provide information, like performance
counters, expected CPU category, etc., that can later be utilized by one of the layers. C
is the channel through which such data is exchanged, and it can consist of a set of API
calls like the ones defined in Section 6.3, a shared memory area polled by some layers,
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e.g., Xen store [14], or an event channel [55] providing active notification support. For
the heterogeneous platforms that are the focus of our work, we identify multiple important
performance points:
App points – are the performance points defined between applications and the OS/run-
time layers. They consist of goals set by applications to inform underlying layers about
desired service level agreements (SLAs), such as the latency requirements seen by finan-
cial applications like the one explained in Section 6.1. Responses seen by applications may
be continuously-provided monitoring information about achieved performance, upcalls in-
forming applications about requirement violations [15, 55].
OS points – occur at the boundaries of operating systems and hypervisors. They may
be used to meet a platform-level goal, e.g., to execute within a certain power budget, where
data D could be the instruction by an operating system’s power regulator to the hypervisor
to set its processor to a certain power state, which may then cause the hypervisor to take a
management action that tries to honor this request [73]. They could also be used to provide
information about OS-level resource usage, such as its numbers of threads or its memory
usage, which enables the hypervisor to make resource management decisions [112]. Con-
versely, there is useful information hypervisors can provide to systems about their virtual
platforms, such as its memory characteristics [86] or the status of its available processing
resources [30].
Platform points – are the abstractions used by the hypervisor to interact with the physi-
cal platform under its control. This includes the ‘up’ information provided by performance
counters exported by hardware and exposed to/used by the hypervisor, and ‘down’ controls
like the hardware methods used to place processors into certain power states.
Our contributions to the “end-to-end argument” can be summarized as follows:
• performance points implement the cross-layer interactions needed to fully realize the
power/performance potentials of heterogeneous systems and platforms, and
• their use guides the resource management decisions made at different levels of the
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systems stack.
• We demonstrate this with experimental evidence collected on asymmetric computing
platforms.
The next section describes the end-to-end argument and further defines performance
points. We discuss a plausible future software architecture in Section 6.2 followed by the
APIs realized by performance points in Section 6.3. Related work appears in Section 6.4,
followed by conclusions and future work.
6.1 Revisiting the End-to-End Argument
Re-iterating the end-to-end argument by Saltzer et al. [93]: “The principle, called the end-
to-end argument, suggests that functions placed at low levels of a system may be redundant
or of little value when compared with the cost of providing them at that low level”. Our
work draws an alternate interpretation of this statement to mean that it may be inefficient to
provide functionality without knowledge about how it will be used, and conversely, that it
is hard to implement such functions without sufficient knowledge about underlying system
properties. In particular, when dealing with heterogeneous hardware and for the example
of the virtualization layer, that layer cannot implement its required property of proportional
sharing for the virtual CPUs (VCPUs) used by guest VMs (1) without understanding how
guest VMs desire to use VCPUs, and (2) without exporting platform heterogeneity to guests
so that they can best exploit their capabilities.
As noted in this chapter’s introduction, (1) and (2) above are borne out by previous
work, including recent results termed ‘symbiotic’ virtualization [59] for the high perfor-
mance domain, which defines interfaces that permit hypervisors to better understand and
thus, better support the memory structures assumed by guest VMs. Complementary work
by Rao et al. [86] shows the importance of exposing physical NUMA memory structures to
guest VMs. Further, Nathuji et al. [73] discuss the implications of sharing information be-
tween the VMM and guests for effective system-level power savings and Uhlig et al. [107]
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observe performance improvements by providing locking hints. Additional empirical evi-
dence concerning API exposure exists for real-time and adaptive systems, in terms of their
use of utility functions and timing specifications, for I/O scheduling [46], and others.
More concretely, consider the end-to-end argument with respect to our representative
latency-sensitive ICE application [69] running on a heterogeneous multicore platform. This
application receives and then processes client requests, e.g., option prices, then encrypts its
responses and returns them to clients. The application is based on a pull-push model, where
the client “demands” data by subscribing to certain feeds from the server. As the pricing
fluctuates, the server “pushes” the changes out to the client, within strict timing constraints.
It is structured in 3 tiers – client-facing web servers, application servers, backend servers
– with many-many relationship between tiers, where the processing performed in these
tiers may be characterized as follows: (1) send/receive request, price changes – response or
network phase, (2) compute option prices for received data – processing/compute intensive
phase, and (3) encrypt user responses – security or encryption phase. There is also some
intermediate processing to aggregate data from different options/futures prices to relay to
the client, constituting a combined computational and data phase.
Most complex enterprise codes have different stages or processing phases [82], and it
is precisely the presence of such diversity that drives our study of the utility of asymmetric
hardware platforms. With the specific platform used in our work, to meet the needs of
the financial application described above, for instance, its fast and slow cores can be used
to satisfy the processing vs. network phases of this code, and the cores supporting, e.g.,
Intel’s advanced encryption instructions are useful to the code’s encryption phase. This
also means, of course, that the potential power/performance advantages gained from such
asymmetries will be realized only if the hypervisor maps the right VCPUs onto the right
cores—asymmetric scheduling—and to assist such scheduling, interfaces are needed be-
tween the application/OS and hypervisor system layers. Such interfaces are provided by
the performance points advocated in our work.
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6.1.1 Defining Performance Points
Figure 33 uses the ICE application outlined above to depict both the performance points
described below and the information exchanges they support. In the following description,
we give examples of Goal Sets and Data Sets at the performance points listed earlier but
defer the discussion of the conduit or channel portion of the performance points tuple to
Section 6.3.
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Figure 33: Performance Points
App Points: most applications are written using programming models suitable for a
wide range of potential hardware, and hence, it is unreasonable to expect them to explic-
itly convert their performance expectations to the corresponding platforms on which they
run. They may convey processing or parallelization expectations via annotations that can
help with code generation, and they may state runtime requirements in terms like SLAs,
but they cannot be expected to articulate all of the potential runtime behaviors, such as
their expected processing times dependent on dynamic input data types or sizes or concur-
rent workload in the system. For instance, an app point suitable for the ICE application
described above could include SLAs like response rate or latency per request in the Goal
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Set G, which can serve lower system levels as indications about whether the application is
performing as expected and the annotations could provide information for the Data Set D.
OS Points: the OS manages resources on its virtual platform. In addition to “passing
through” to the hypervisor information like number of violations (i.e., SLA violations)
observed for specified app points, there are OS-centric metrics like the observed number
of page faults or number (and causes) of context switches that can be used by hypervisors
to determine suitable resource allocations to guest VMs, all of which constitute useful
parameters for the Goal Set of OS Points.
The Data Set, however, remains a subject of ongoing research. Previous work on
asymmetry-aware guest OS schedulers [48, 50, 91, 53], for instance, identifies the OS ex-
tensions needed to make an operating system aware of asymmetries, to gain performance
and/or power improvements. Also relevant is prior work on scheduling methods based on
cache affinity [105]. In all such cases, since the OS learns about and/or acts in accordance
with certain aspects of the application, it is easily conceivable that it can also convey such
information to the hypervisor, perhaps when there are changes in application phases from
I/O to compute or from cache-agnostic to cache-intensive. The hypervisor can then use
such information to better utilize the underlying asymmetric computing platforms it pro-
vides to guests. For example, for our financial application’s send/receive phase, knowledge
about the fact that the application is currently in the network phase could be conveyed to
the hypervisor, which in turn could use it to move the corresponding VCPU from say, a fast
PCPU to a slower one or in fact, to a network core (e.g., provided by platforms with built-in
network processing support like the Tolapai [40] system). This would result in freeing the
faster core for use by another application. Finally, the OS is also the right locus for moni-
toring performance counters useful for profiling application behaviors, as shown in Figure
33.
As with operating systems, runtimes for certain application classes, such as those de-
veloped for accelerator-based applications, can provide further insights into application
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behavior [19, 45]. Additional OS points can be used to convey such information to the un-
derlying guest OS and then, the hypervisor. Examples include memory requirement based
on expected inputs, or more substantive ones, such as the data needed to make decisions
about whether a certain task should be run on a GPU vs. a CPU, for compute intensive vs.
easily parallelizable tasks, for instance. This is important because it is the hypervisor that
makes the ultimate decision about how to map VCPUs to PCPUs.
Platform Points: virtualization solutions like Xen [14] or Hyper-V [108] use man-
agement or privileged domains, as shown in Figure 34. They are tasked with hosting I/O
backends for devices that do not support pass-through [46], accelerator backends [30], sup-
port SLAs and/or power management states [54, 95], etc., and they are responsible for
providing fair shares of such resources to guests and sometimes for monitoring whether
guests’ SLA demands are being met. We use platform points, therefore, to implement APIs
for the hardware-hypervisor interface, the hypervisor-management domain, and within the
management domain, as shown in Figure 33. With these APIs, the Goal Set may include
variables like the number of VCPU migrations, limits on SLA violations, or I/O fairness.
Actions taken by the VMM upon violations of Goal Set parameters may convey this in-
formation to administrators, and they may cause the privileged domain to increase VCPU
credits or other resources for the VM experiencing violations, or use management channels
[55] to exchange such information to higher level controllers that have a more global view
of how platform resources are used which would form the Data Set at this point. Another
role of platform points, of course, is their use by hypervisors to convey certain hardware
information to guests and vice versa, trigger hardware actions in response to guest requests.
6.2 Proposed System Architecture
Performance points give rise to ‘open’ architectures for system software. To illustrate,
consider the architectural constraints existing for the heterogeneous platforms investigated
in our work, with an example shown in Figure 34:
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• Accelerators may be connected in both discrete and integrated forms; there may
be hybrid system configurations in which a low-power, comparatively lower perfor-
mance GPU [97] is integrated with the chipset, and in addition, a higher-performance
GPU [78, 41] is attached as a discrete device; and a platform may have multiple dis-
crete GPU cards.
• There may be different operating systems driving the scalar vs. throughput-oriented
cores, as exemplified by the specialized operating systems used for Intel’s MIC-based
processors or IBM Cell processors [96, 33]. This also means that the system envi-
ronments (loaders, linkers, etc.) may differ across cores.
• Scalar and throughput-oriented cores may have different instruction set architectures
(ISAs), and hence, the same code cannot be run on both kinds of cores [97].
• Even among scalar cores, as core counts increase, caching is moving from completely
coherent to partially coherent to incoherent [52]. Indeed, coherence might eventually
move completely to software management.
Platform configurations determine the parameters used to characterize them. These include
the bandwidth and latency between different types of processors, cache coherency support,
the range of supported heterogeneity, and for future, larger scale systems [16], those that
characterize power consumption and software/hardware reliability.
Open hardware platforms with the above characteristics permit a wide range of appli-
cations to efficiently use their resources. Consider the multi-phase application shown in
Figure 34. The figure not only depicts how the application can vary in numbers of threads,
but also shows its expectations concerning its use of different kinds of processing. The per-
formance points depicted in the figure make it possible to better meet these expectations.
The points shown are similar to those in Figure 33, where PP1 is an App Point, PP2 an OS
Point, and PP3 a Platform Point, as defined in Section6.1. Using these performance points,
different application phases can be mapped to different hardware configurations, with the
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Figure 34: Heterogeneous Many-core System with Performance Points
help of an asymmetry-aware hypervisor and guest operating system. The asymmetry-aware
hypervisor can distinguish between different guest VMs and their needs, and the guest OS
can further improve performance by scheduling its threads in ways that better utilize the
underlying asymmetric virtual platform. Our research has developed the asymmetry-aware
hypervisor shown in the figure. The hypervisor uses a kinship-based scheduler to compute
VCPU-PCPU mappings for a wider range of asymmetries than those reported in [44], the
design and implementation details of which have already been discussed in the previous
chapter. In the future, we envision that the functionality shown in Figure 34 will be com-
ponentized to accommodate increased scales, possibly disjoint ISA cores, and decreasing
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coherence in the underlying platforms [75, 9, 30, 103, 52].
6.3 Performance Point Interface
There are alternatives in how the conduit element of performance points can be imple-
mented for e.g. as hypercalls, via event channels, or others. In this section, we describe
some API functions that can be implemented over any of the physical channels to conduct
relevant information.
Relative change in performance – as shown in [103], changes in scheduling credits
assigned to VMs can be triggered by application-level information, such as differences in
the performance experienced by an application. This change in performance could be a
result of remapping of a VCPU to a different PCPU or change in phase of the application
or both. Application-level information may be collected by some VM-resident runtime and
conveyed to the VMM for tuning the underlying scheduler(s). For example, negative, zero
or positive changes in performance can indicate whether to decrease, leave untouched, or
increase the bonding between a VCPU and a PCPU over some time period. Conveying
this information across to the privileged domain using a Platform Point could also trigger
a request for increasing CPU or memory allocations. A function call implementing such
functionality appears as:
c o n v e y a p p p e r f<Domain d , VCPU v , Time T , p e r f o r m a n c e d e l t a >
Categories of execution – can be defined for both VCPUs, depending on the expected
workload, and for PCPUs, depending on the instructions supported. For example, a VCPU
can be marked as VECTOR if it is going to run a vector application and extensively use
Intel’s SSE extensions. This can help identify VCPUs that can only be scheduled on certain
processing units, as is the case for current GPGPU systems, where many contemporary
GPUs do not share ISA or memory with the x86 CPUs.
s e t v c p u c a t e g o r y <Domain d , VCPU v , C a t e g o r y c>
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VCPU expectations – it is difficult for a scheduler, especially in the hypervisor, to de-
termine when the workloads running on a particular VCPU (CPU) change phases, due to
either multi-stage processing variations in input data, or changes in the kinds of algorithm
being used. VCPU ‘expectations’ can be used to set computational expectations on a plat-
form. For example, they may specify whether the workload to be run on a VCPU would
be say, extremely cache-intensive or cpu-intensive, and typically, they will state anticipated
workload behaviors, e.g., MOSTLY CPU INTENSIVE or MOSTLY CACHE INTENSIVE,
rather than specify precise details such as ‘I need 70% of a XeonTMmodel xyzw CPU
clocked at 2GHz’. Their presence can be invaluable in helping the scheduler determine
phase changes in workload behavior, and there are substantial applications (e.g., HPC
codes) for which such hints are easily stated.
s e t v c p u e x p e c t a t i o n <Domain d , Vcpu v , E x p e c t a t i o n e>
Coordination requirements – as shown in [30, 103] in the context of heterogeneous
systems, coordinated scheduling is beneficial for a large class of applications, including for
massively parallel workloads that synchronize with barriers or for host-accelerator appli-
cations where the host and accelerator components depend on each other for exchanging
data or triggering execution. The following function can express such information via OS
Points:
s e t v c p u b u d d i e s <Domain d , VCPU v , VCPUList v L i s t , I n t e g e r n e c e s s i t y >
The necessity argument in this function call indicates the importance of a coordinated or
gang scheduling effort, e.g., a high necessity value would force gang scheduling vs. a lower
one causing an attempt at best effort coordination in which v and all VCPUs in vList might
not be run at the same time.
Virtual machine topology – with kinship-based scheduling and the presence of an
asymmetry-aware guest, it will become possible to change the virtual platform allocated to
a guest as and when a particular set of resources becomes available, as depicted in Figure
34. The hypervisor could communicate availability to the guest using:
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i n d i c a t e v i r t u a l p l a t f o r m <Domain d , P l a t f o r m p>
In this case, the platform P is a combination of various processing units, their specialities,
cache and memory configurations, and interconnect information e.g. it could describe the
resources shown in coherence domains 1 and 4 in Figure 34 when a domain, say VM1,
needs them for Phase 3 of the application.
Memory/cache topology – NUMA memory properties require operating systems to
increase locality of access to memory and to consider differences in access latencies when
using remote memory. This has led to hypervisor-level strategies for dealing with NUMA
issues [86] like CONFINE that places unaware guest VMs onto a single memory node,
SPLIT for NUMA-aware guests, etc. We propose to represent such functions as perfor-
mance point API calls, both due to their proven utility in improving memory utilization
and performance for guests with high memory requirements and because the importance
of dealing with NUMA issues will likely increase for future many-core architecture [52].
Similarly, concerning caches, past work on cache utilization suggests the existence of sym-
biotic vs. competing threads. The former improve overall performance by caching data for
common use, whereas the latter tend to destroy each others’ working sets. The following
call can be used by the OS monitors when its observation of performance counters detects
such thread properties:
s e t v c p u p a i r b i a s <Domain d , VCPU v1 , VCPU v2 , B ia s b>
As an example use, cache misses experienced by a VCPU could be due to competing
threads on VCPUs or due to large data size which does not fit in cache. Depending on
the situation the information sent across OS Point could be based on the function above or
use the performance counters to indicate cache intensiveness of the workload(s).
I/O Device Usage – the authors in [46, 85] describe how fairness in scheduling I/O
resources requires adjustments to existing device frontends and backends, as well as to the
VCPU scheduler. Adjustments require information exchanges between guest and hypervi-
sor that may be done with the following functions implemented by OS points:
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r e a d f e c h a r a c t e r i s t i c s <Domain d , F r o n t e n d fe , P r o p e r t y p>
s e t b e c h a r a c t e r i s t i c s <Domain d , Backend be , P r o p e r t y p>
Information exchanges like these can be used to change the guest credit/priority assign-
ments used by VMMs.
Platform utilization information – operating systems require
hypervisor-provided information about PCPUs like performance counters, and hypervisors
can make use of OS-provided information about desired hardware settings. Platform points
can be used for purposes like these, with concrete examples concerning power management
appearing in [73].
We have presented the evaluation of what we can achieve with some hints in Chapter
5. The kinship scheduling method utilizes hints like VCPU expectations and category to
compute the VCPU-PCPU mappings.
6.4 Related Work
As mentioned earlier, there is ample evidence for the utility of symbiotic execution. Co-
operative interactions between guest OSes and hypervisors can cope with NUMA memory
properties [86], with system power consumption [73], and can improve how memory is
allocated [59] and used. Performance points generalize upon the specific APIs created
in such work. Additional related work appearing in [103, 85] concerns coordinating the
actions of schedulers in order to improve I/O performance, again using APIs like those
offered by performance points.
[75] and [9] talk about heterogeneous systems and refer to building interfaces that im-
plicitly (through satellite kernels) or explicitly (through messaging) help manage resources,
but these do not address on-chip asymmetry, virtualization and hence, explicit applica-
tion/guest participation in improving system performance.
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6.5 Conclusions and Future Work
This chapter has introduced the concept of Performance Points to define a new end-to-end
argument for the efficient use of heterogeneous or asymmetric multicore platforms. More
explicitly, we observe that it will be necessary for future systems to reduce opaqueness be-
tween different layers of a systems software stack or possibly even implement some redun-
dant functionality using information available at different layers, in order to achieve their
performance or power goals and to scale to larger numbers of possibly heterogeneous and
more distributed resources. We formalize the notion of performance points idea and present
a consolidated and extended set of APIs that can provide the conduits for the information
and control transfers associated with performance points. We also characterize the infor-
mation that could be used to achieve the goals in a performance point. As demonstrated
with related work and via experimental evaluations of asymmetric many core platforms,
performance points and their use result in improved performance through higher degrees
of coordination between the different layers of the systems software stack.
Thesis discussion: Performance points tie to the last part of the thesis statement which
states that, additional benefits are derived from runtime sharing of information about hard-
ware state and application phases across different levels of the software stack. This has not
only been proven by Montage evaluation, but has enough empirical support data from other
related efforts, justifying a more formalized approach.
Future work: A complete implementation of performance points will be evaluated
with a wider variety of applications on heterogeneous hardware in future work. The set
of APIs discussed here could also be extended using history information gathered over
multiple runs of say, a VM that is always launched with the same application or runs of
applications monitored by a VM over a certain time period in it’s lifetime. Static program
analysis techniques as well as runtime dynamic analysis of applications could provide good
performance points to be conveyed to the guest OS in a VM which could further transmit
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this data to the hypervisor for efficient scheduling. This would really enhance the knowl-




The importance of dealing with the heterogeneity of future multi-core platforms is widely
recognized. The previous chapters have covered related work pertinent to the system being
described. There are other ongoing efforts in the systems community that are currently
exploring the restructuring of systems software to keep up with the evolution of hardware
innovations. This dissertation has talked about one such effort which makes our approach
unique in the concepts proposed and evaluated. In this chapter, we refer to efforts that have
some overlap with our research goals. However, to the best of our knowledge, there are
no other published efforts that have looked at developing infrastructure that can target the
broad spectrum of asymmetric and heterogeneous hardware.
Cypress [24] has expressed the design principles for hypervisors actually realized in Pe-
gasus (e.g., partitioning, localization, and customization), but Pegasus also articulates and
evaluates the notion of coordinated scheduling and in addition, Pegasus does not change
guest OSs, beyond introducing a loadable kernel module. Multikernel [9] and Helios [75]
change system structures for multicores, advocating distributed system models and satel-
lite kernels for processor groups, respectively. In comparison, Pegasus retains the existing
operating system stack, then uses virtualization to adapt to diverse underlying hardware,
and finally, leverages the federation approach shown scalable in other contexts to deal with
multiple resource domains. Montage addresses the scheduling for asymmetries on-chip
which pose a greater challenge especially in the presence of shared-ISA hardware. Nei-
ther Multikernel nor Helios address such platforms. Other projects in our group, namely
Ocelot [17] and Shadowfax [70] can be combined to assist personality scheduling or build




The HyVM architecture supports efficient execution of Hybrid Virtual Machines on asym-
metric and heterogeneous hardware. Its novel concept of VM personalities explicitly de-
scribes a HyVM’s abilities to run across processors with overlapping, i.e., slightly different,
and with unique ISAs specialized for certain programming models and hardware. Its mul-
tiple implementation methods cope with both shared-ISA vs. different ISA architectures,
and they can run VMs with single, multiple, or with dynamically changing personalities, all
without requiring changes to operating systems or applications. The performance benefits
demonstrated on accelerator-based systems through Pegasus as well as more predictable
and dynamic scheduling evaluated in Montage justifies our proposition for building future
systems software with personality scheduling methods. Through the results discussed in
this dissertation, we can re-assert the thesis statement made at the beginning that, for effi-
cient utilization of future heterogeneous platforms:
• their ISA and architectural differences should be recognized at each level of the sys-
tems software stack;
• system mechanisms and abstractions should support explicit management of hetero-
geneous resources to meet application needs and platform requirements;
• heterogeneity-aware runtime methods for managing systems’ resources can substan-
tially improve resource utilization and application performance, including those that
coordinate resource management across different system silos, when managing ar-
chitectures in which accelerators and general purpose processors reside on different
chips or in different coherence domains; and
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• additional benefits are derived from runtime sharing across different levels of the
software stack about hardware and state and application or workload information.
Our current Pegasus and Montage scheduler implementations are platform-specific.
However, the notion of personalities and personality scheduling provides a common frame-
work for implementing future schedulers able to operate both, on heterogeneous as well
as asymmetric platforms. In this framework, there may be static personalities and kin-
ship associations, such as with GPUs, and dynamic personalities that change over time as
with the other performance and functional asymmetries addressed by Montage. We posit
that the concept of personalities even extends to new architectures, like IBM’s Wirespeed
Processor [43], which offer hardware-level support for what HyVM’s hypervisor imple-
ments in software: the hardware itself supports a VM’s dynamic change in personality by
automatically mapping certain ‘slow’ or ‘long’ instructions to specific accelerators. The
hypervisor scheduling can then learn about such a VCPU that waits for long instructions
to complete, mark its personality as REMOTE ACCELERATED and schedule some other
suitable VCPU on the corresponding PCPU to better use its idle cycles while waiting for
the ‘long’ instruction to return. Due to closed interfaces to such acceleration units, we cur-
rently do not have the option of running the same scheduling logic on the accelerator as
well, but we can surely improve the utilization of the general purpose core.
While HyVM hypervisor-level software can be viewed as emulating part of the func-
tionality that is only present in the most recent heterogeneous hardware [43], its key contri-
bution is that it provides a testing ground and experimental vehicle for understanding and
evaluating (1) ways to make hardware components more easily managed and thus, more
flexibly useful for applications, and (2) new methods for managing the resources on future
heterogeneous hardware. Concerning (1), there are opportunities to experiment with fault-
and-migrate vs. emulation methods for shared-ISA cores, and with emulation methods
for running accelerator tasks on general purpose cores. In addition, JIT binary translation
can be used to map tasks across multiple generations of accelerators. Concerning (2), we
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have experimented with resource management techniques that coordinate across the mul-
tiple management domains present for accelerator vs. general purpose cores, and we have





Despite the wide array and far-reaching solutions evaluated in this dissertation, there remain
quite a few interesting problems to be addressed, including how to efficiently cope with
runtime change in HyVM behavior, as present for VMs with multiple execution phases.
Also, we have currently used performance points only with Montage to provide the kinship
scheduler with hints regarding the workloads executing on VCPUs. There is therefore a
question of what to put in practice and experiment, with the ‘performance points’ approach
suggested in Chapter 6, (1) to enable applications and guests to more efficiently exploit
heterogeneous hardware not just with respect to computational resources but with regard to
cache, memory and interconnect heterogeneties as well, (2) permit personality scheduling
methods to interact better with the resource managers controlling different processor types,
(3) provide methods to incorporate service level agreements that form an important speci-
fication in popular and relevant environments like clouds and data-centers, and (4) evaluate
these solutions at larger scale with power constraints since future platforms will provide
large number of cores on a die with the expectation of supporting larger number of com-
putations per unit time spent and power consumed. We have discussed some future work
in individual chapters for the corresponding systems already. In this chapter, we provide a
formalization for a personality scheduler that can combine lessons learnt from Pegasus and
Montage to create a systems resource manager suitable for future hybrid systems.
9.1 Personality Scheduler
The following functional properties can guide the development of successful and efficient








: Since we can morph VM personalities to run on different targets,





















































indicates whether it is possi-
ble and reasonable to map V Pk from C
T
j to some C
T ′
j′ .
Schedule j: Let AllocTj [t] =V
P
k |Pj such that AllocTj [t] =V Pk for some V Pk ∈ Di, and t is
some time interval in which a certain VCPU is mapped to some PCPU C j. Since all the
processing units in the platform, including accelerators, are treated as first class citizens, we
can assign a ReadyQ j which is a queue of V Pk ∈CTj , i.e., schedulable units, and a function




be the estimated execution




= T . This estimate can be based on (1) hints
provided by the user, (2) history information maintained by the schedulers, or (3) runtime
monitoring.
With this formulation, the assignment of all V Pk to some ReadyQ j during some account-










, if T ′
was the initial preferable personality which could not be activated for some reason. Since
we have worked with credit-based schedulers, due in part to our use of Xen, ReadyQ j is











: For coordinating two personality scheduling domains, the Schedule j
in say personality scheduling domain tagged T is modified to pick a V Pk ∈CT for Di based
on other Vk′ ∈CT
′
for Di such that Vk′ has been chosen to run on core tagged T ′.
By implementing these abstractions on a platform that combines both the kinds of
systems explored in this dissertation and as shown in Chapter 3-Figure 3, we can have
a solution that works efficiently with good utilization on evolving hardware, requires min-
imal changes to applications and combines knowledge at different levels of systems stack
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to perform dynamic adaptations in tandem with changing application phases. However,
achieving this vision will require a concerted effort from the various silos such as develop-
ers of programming languages, various runtimes, operating systems, hypervisor and most
importantly, the hardware vendors.
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